This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [patch] require sse3 for fisttp

From: Andrew Pinski <pinskia at physics dot uc dot edu>
To: Eric Christopher <echristo at apple dot com>
Cc: "gcc-patches at gcc dot gnu dot org Patches" <gcc-patches at gcc dot gnu dot org>
Date: Fri, 15 Sep 2006 22:46:21 -0700
Subject: Re: [patch] require sse3 for fisttp
References: <450B8A9E.7070103@apple.com> <450B8C52.6040106@apple.com> <1158384857.25064.16.camel@celery.andrew.com> <450B8D6F.50908@apple.com> <1158385349.25064.21.camel@celery.andrew.com> <450B8EF9.2050704@apple.com>

On Fri, 2006-09-15 at 22:43 -0700, Eric Christopher wrote:
> Please read the code. You are incorrect. Please read the manual I linked to.

You are miss understanding me, I mean you don't want to use the SSE
registers but still want to use the new x87 instruction, this is a x87
instruction after all and really nothing to due with sse3, except Intel
saying it is a SSE3 (really PNI) instruction.  This is just like monitor
really.  Really what Intel did was just renamed PNI to SSE3 without
taking into account what instructions affect SSE registers.



-- Pinski

Follow-Ups:
- Re: [patch] require sse3 for fisttp
  - From: Eric Christopher

References:
- [patch] require sse3 for fisttp
  - From: Eric Christopher
- Re: [patch] require sse3 for fisttp
  - From: Eric Christopher
- Re: [patch] require sse3 for fisttp
  - From: Andrew Pinski
- Re: [patch] require sse3 for fisttp
  - From: Eric Christopher
- Re: [patch] require sse3 for fisttp
  - From: Andrew Pinski
- Re: [patch] require sse3 for fisttp
  - From: Eric Christopher

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]