This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
I don't understand why we use byte instruction to access 32bit field. There may be some hardwares where 4 byte accesses are faster than one 32bit access. But I am not aware any x86 one. I tried this patch on Prescott, Nocona, Core and Core 2. There are no regressions in gcc testsuites nor negative performance impact on SPEC CPU 2K.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |