This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
| Other format: | [Raw text] | |
Richard Henderson <rth@redhat.com> wrote on 15/08/2005 21:11:29: > On Thu, Aug 11, 2005 at 12:35:05PM +0300, Ira Rosen wrote: > > + (define_insn "xorvnomode3" > > + [(set (match_operand 0 "register_operand" "=v") > > + (xor (match_operand 1 "register_operand" "v") > > + (match_operand 2 "register_operand" "v")))] > > + "TARGET_ALTIVEC" > > + "vxor %0,%1,%2" > > + [(set_attr "type" "vecsimple")]) > > This is most assuredly not ok. Use mode macros, or just hard-code v4sf. > Having no mode at all will fail during reload. > > > r~ Bootstrapped and tested on ppc-darwin. O.K. for mainline? Thanks, Ira Patch: (See attached file: negate.patch)
Attachment:
negate.patch
Description: Binary data
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |