This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH] RS6000 : Tidy up vector splat instructions


>>>>> "Devang" == Devang Patel <dpatel@apple.com> writes:

 > This patch adds two new predicates to check 5 bit signed and
 > unsigned integers. altivec.md is updated to use them
 > appropriately. I ran into this while moving large altivec
 > code to gcc-4.0. Sometimes optimizer generates
 >          vspltisb v18,-128
 > at high optimization level. The test case I used to fix GCC-4.0
 > does not compile using mainline sources because of regressions
 > (? need to verify).

 > 2005-06-14  Devang Patel  <dpatel@apple.com>

 >          * config/rs6000/predicates.md (s5bit_cint_operand,
 > u5big_cint_operand):
 >          New predicates.
 >          * config/rs6000/altivec.md (altivec_vspltb, altivec_vsplth,
 >          altivec_vspltw, altivec_vspltis<VI_char>,
 > altivec_vspltisw_v4sf): Use new
 >          5bit constant operand predicates.
 >          * config/rs6000/rs6000.c (rs6000_expand_unop_builtin): Fix
 > signed 5bit
 >          constant check.

This look good, but I'd really like a testcase.  Can you distill
something from your big source base?

Aldy


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]