This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH, i386] Avoid FP constants in wrong register set


Richard Henderson wrote:

I suggest that for TARGET_SSE_MATH, SSE registers are preferred for {DF,SF}mode constants (including zero) and vice versa for -mfpmath=387. Otherwise, these situations can occur:

...
80fe5bc: d9 ee fldz 80fe5be: dd 5c 24 40 fstpl 0x40(%esp,1)
80fe5c2: f2 0f 10 5c 24 40 movsd 0x40(%esp,1),%xmm3
...


Guh. Now we're probably looking at some solution that looks like

http://gcc.gnu.org/ml/gcc-patches/2005-01/msg01286.html



I have opened a bugreport with a self-contained example that shows these problems in detail. Please look at http://gcc.gnu.org/bugzilla/show_bug.cgi?id=19653.

Uros.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]