This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH] Fix PR middle-end/18776


On Sun, Dec 19, 2004 at 02:18:48PM +0100, Eric Botcazou wrote:
> The first modification is to use a subreg in write_complex_part and 
> read_complex_part if the original object is a hard reg that spans an even 
> number of registers.

This might be ok, I guess.

> The second modification is to also use a subreg if the original object is a 
> MEM and the natural size of registers that can hold the mode of the value is 
> the size of the mode.  It's the REGMODE_NATURAL_SIZE target macro, which is 
> only defined to something useful on the SPARC.  This greatly helps the load 
> and store operations.

I'm not sure why REGMODE_NATURAL_SIZE has anything to do with anything here.
If store_bit_field is given an aligned mem, does it not already result in a
single store to an adjusted memory?  It certainly should...


r~


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]