This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: PATCH [fsf-mainline] make andsi3_internal8 pattern set CR (ppc64)

From: Fariborz Jahanian <fjahanian at apple dot com>
To: Alan Modra <amodra at bigpond dot net dot au>
Cc: GCC Patches <gcc-patches at gcc dot gnu dot org>
Date: Tue, 26 Oct 2004 08:32:06 -0700
Subject: Re: PATCH [fsf-mainline] make andsi3_internal8 pattern set CR (ppc64)
References: <CC47AC98-26B1-11D9-A2F8-000A95BA54A6@apple.com> <20041026141451.GI21774@bubble.modra.org>

On Oct 26, 2004, at 7:14 AM, Alan Modra wrote:

On Mon, Oct 25, 2004 at 11:15:06AM -0700, Fariborz Jahanian wrote:
When andsi3_internal8 splitter is used, CR is not set correctly.
Indeed. EQ is right but LT and GT might be wrong.
        * config/rs6000/rs6000.md (andsi3_internal8): Set CR when
splitting
        into rotlsi3.
I think your patch is correct, but you should also remove the existing
set of CC in the first parallel.

Yes. I thought they were not necessary. Will do.

- thanks, fariborz


--
Alan Modra
IBM OzLabs - Linux Technology Centre

References:
- PATCH [fsf-mainline] make andsi3_internal8 pattern set CR (ppc64)
  - From: Fariborz Jahanian
- Re: PATCH [fsf-mainline] make andsi3_internal8 pattern set CR (ppc64)
  - From: Alan Modra

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]