This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: Inline sqrt for ia64
- From: Richard Henderson <rth at redhat dot com>
- To: Zack Weinberg <zack at codesourcery dot com>
- Cc: gcc-patches at gcc dot gnu dot org
- Date: Sun, 26 Oct 2003 01:29:07 -0800
- Subject: Re: Inline sqrt for ia64
- References: <87d6ckidgg.fsf@egil.codesourcery.com>
On Sun, Oct 26, 2003 at 01:57:03AM -0700, Zack Weinberg wrote:
> + [ ;; exponent of +1/2 in r2
> + (set (match_dup 2) (const_int 65534))
> + ;; +1/2 in f8
> + (set (match_dup 3)
> + (unspec:XF [(match_dup 2)] UNSPEC_SETF_EXP))
FYI, I've considered defining an HFmode for ia64 that could
implement this optimization automatically. The HFmode would
be defined such that it has 16 bits of exponent and 0 bits
of fraction.
With this SETF_EXP operation represented as extendhfxf, etc,
the code in compress_float_constant would automatically
notice when this optimization applies.
r~