This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [m68k] Convert CPP_SPEC to TARGET_CPU_CPP_BUILTINS

Bernardo Innocenti <bernie@develer.com> writes:

> Do you remember what additional instructions were dropped from
> the 68060 FPU?

The 68060 dropped support for the following insns:

    DIVU.L <ea>,Dr:Dq                   64/32 => 32r,32q
    DIVS.L <ea>,Dr:Dq                   64/32 => 32r,32q
    MULU.L <ea>,Dr:Dq                   32*32 => 64
    MULS.L <ea>,Dr:Dq                   32*32 => 64
    MOVEP Dx,(d16,Ay)                   size = W or L
    MOVEP (d16,Ay),Dx                   size = W or L
    CHK2 <ea>,Rn                        size = B, W, or L
    CMP2 <ea>,Rn                        size = B, W, or L
    CAS2 Dc1:Dc2,Du1:Du2,(Rn1):(Rn2)    size = W or L
    CAS Dc,Du,<ea>                      size = W or L, misaligned <ea>

> I recall that the extended precision format was no longer present...

This is wrong.  Both the '040 and the '060 dropped support for s/d/extd
denormalized and extd unnormalized numbers.  But all other formats are
still supported in hardware.

Andreas.

-- 
Andreas Schwab, SuSE Labs, schwab@suse.de
SuSE Linux AG, Deutschherrnstr. 15-19, D-90429 Nürnberg
Key fingerprint = 58CA 54C7 6D53 942B 1756  01D3 44D5 214B 8276 4ED5
"And now for something completely different."
Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]