This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [Patch]: Splitter for Altivec moves
- From: "Hartmut Penner" <HPENNER at de dot ibm dot com>
- To: Daniel Egger <degger at fhm dot edu>
- Cc: Aldy Hernandez <aldyh at redhat dot com>, GCC Patches <gcc-patches at gcc dot gnu dot org>
- Date: Fri, 20 Jun 2003 08:47:09 +0200
- Subject: Re: [Patch]: Splitter for Altivec moves
>> the altivec move insns have right now multi assembler insn sequences
>> for moving vectors between memory and general purpose registers.
>Yay, this is about the biggest flaw in former implementation, I'm really
>glad this happened. Are all (and or only) 64bit processors supposed to
>support it or do we need an extra switch for it? Which CPUs do currently
>have it?
The splitter are supposed to change implementation for 32 and 64 bit.
The only processor with 64 bit mode and altivec I know of is upcoming
PPC 970 (see www.simdtech.org)
regards, Hartmut