This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: 3.4 PATCH: Enable mips2 default for IRIX 6 O32
Rainer Orth writes:
> Tue Jun 17 13:36:35 2003 Rainer Orth <ro@TechFak.Uni-Bielefeld.DE>
>
> * config/mips/mips.md (trap): Use break 0 when !TARGET_GAS.
>
> Index: gcc/config/mips/mips.md
> ===================================================================
> RCS file: /cvs/gcc/gcc/gcc/config/mips/mips.md,v
> retrieving revision 1.175
> diff -u -p -r1.175 mips.md
> --- gcc/config/mips/mips.md 17 Jun 2003 06:44:46 -0000 1.175
> +++ gcc/config/mips/mips.md 17 Jun 2003 14:02:30 -0000
> @@ -640,7 +640,8 @@
> {
> if (ISA_HAS_COND_TRAP)
> return \"teq\\t$0,$0\";
> - else if (TARGET_MIPS16)
> + /* The IRIX 6 O32 assembler requires the first break operand. */
> + else if (TARGET_MIPS16 || ! TARGET_GAS)
> return \"break 0\";
> else
> return \"break\";
>
> Is bootstrapping on mips-sgi-irix6.5o32 with this patch and running one of
> the previously (with mips1 default) failing testcases enough for
> verification?
This test has passed now. Ok for mainline?
> I'll go for mips2, as Richard Sandiford suggested in private mail. I don't
> think any SGI box ever had an R6000 CPU, so this would be confusing.
>
> I'll repost once bootstrap has finished successfully.
Here's the updated patch that passed bootstrap/regtest. Ok for mainline
now?
Rainer
-----------------------------------------------------------------------------
Rainer Orth, Faculty of Technology, Bielefeld University
Tue Jun 17 13:36:35 2003 Rainer Orth <ro@TechFak.Uni-Bielefeld.DE>
* config/mips/iris6-o32.h (MIPS_ISA_DEFAULT): Remove.
(MIPS_CPU_STRING_DEFAULT): Redefine to mips2.
Index: gcc/config/mips/iris6-o32.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mips/iris6-o32.h,v
retrieving revision 1.2
diff -u -p -r1.2 iris6-o32.h
--- gcc/config/mips/iris6-o32.h 19 Jul 2002 21:58:12 -0000 1.2
+++ gcc/config/mips/iris6-o32.h 17 Jun 2003 20:34:12 -0000
@@ -2,8 +2,8 @@
(O32 ABI). */
/* The O32 ABI on IRIX 6 defaults to the mips2 ISA. */
-#undef MIPS_ISA_DEFAULT
-#define MIPS_ISA_DEFAULT 2
+#undef MIPS_CPU_STRING_DEFAULT
+#define MIPS_CPU_STRING_DEFAULT "mips2"
/* Specify wchar_t and wint_t types. */
#undef WCHAR_TYPE