This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

RFA: Fix spe_evrlwi pattern


Hi Aldy,

  May I apply the patch below to fix the spe_evrlwi pattern ?  The
  opcode takes three arguments, but the pattern was only emitting two
  of them.

Cheers
        Nick

2002-10-01  Nick Clifton  <nickc@redhat.com>

	* config/rs6000/spe.md (spe_evrlwi): Add missing third operand
	to assembler template.

Index: gcc/config/rs6000/spe.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/spe.md,v
retrieving revision 1.3
diff -c -3 -p -w -r1.3 spe.md
*** gcc/config/rs6000/spe.md	18 Sep 2002 07:54:57 -0000	1.3
--- gcc/config/rs6000/spe.md	1 Oct 2002 17:32:42 -0000
***************
*** 483,489 ****
          (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
  		      (match_operand:QI 2 "immediate_operand" "i")] 519))]
    "TARGET_SPE"
!   "evrlwi %0,%1"
    [(set_attr "type" "vecsimple")
     (set_attr  "length" "4")])
  
--- 483,489 ----
          (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
  		      (match_operand:QI 2 "immediate_operand" "i")] 519))]
    "TARGET_SPE"
!   "evrlwi %0,%1,%2"
    [(set_attr "type" "vecsimple")
     (set_attr  "length" "4")])
  


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]