This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Release schedule


   From: "David S. Miller" <davem@redhat.com>
   Date: Wed, 25 Sep 2002 13:08:54 -0700 (PDT)

   target/7842 is a very fundamental flaw in the sparc backend,...

This turned out the be simple to fix once I dug more deeply.
I've installed the fix and will be closing this bug shortly.

32-bit "sll" does not extend like shift right does, although
this is a peculiar behavior it is actually specified this way
in Sparc V9 and indeed how the cpu acts :-)

Checked into mainline and 3.2 branch.

2002-09-25  David S. Miller  <davem@redhat.com>

	PR target/7842
	* config/sparc/sparc.c (set_extends): SImode ASHIFT does not
	extend.

--- ./config/sparc/sparc.c.~1~	Sat May 25 19:42:21 2002
+++ ./config/sparc/sparc.c	Wed Sep 25 21:14:02 2002
@@ -8650,7 +8650,6 @@ set_extends (insn)
 	  return INTVAL (op1) >= 0;
 	return (GET_CODE (op1) == REG && sparc_check_64 (op1, insn) == 1);
       }
-    case ASHIFT:
     case LSHIFTRT:
       return GET_MODE (SET_SRC (pat)) == SImode;
       /* Positive integers leave the high bits zero.  */


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]