This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[patch] config: Follow spelling conventions.
- From: Kazu Hirata <kazu at cs dot umass dot edu>
- To: gcc-patches at gcc dot gnu dot org
- Date: Fri, 20 Sep 2002 19:47:07 -0400 (EDT)
- Subject: [patch] config: Follow spelling conventions.
Hi,
Attached is a patch to follow spelling conventions. Committed as
obvious.
Kazu Hirata
2002-09-20 Kazu Hirata <kazu@cs.umass.edu>
* config/m32r/m32r.c: Follow spelling conventions.
* config/m32r/m32r.h: Likewise.
* config/m32r/m32r.md: Likewise.
* config/m68k/m68k.c: Likewise.
* config/m88k/m88k.c: Likewise.
* config/mcore/mcore.c: Likewise.
* config/mips/mips.c: Likewise.
* config/mips/mips.h: Likewise.
* config/mmix/mmix.c: Likewise.
* config/mn10200/mn10200.c: Likewise.
* config/ns32k/ns32k.h: Likewise.
* config/pa/pa.c: Likewise.
* config/pa/pa64-linux.h: Likewise.
* config/pdp11/pdp11.h: Likewise.
* config/romp/romp.c: Likewise.
* config/romp/romp.h: Likewise.
* config/rs6000/eabi.asm: Likewise.
* config/rs6000/linux64.h: Likewise.
* config/rs6000/rs6000.c: Likewise.
* config/rs6000/rs6000.h: Likewise.
* config/rs6000/rs6000.md: Likewise.
* config/rs6000/sysv4.h: Likewise.
* config/rs6000/xcoff.h: Likewise.
Index: config/m32r/m32r.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/m32r/m32r.c,v
retrieving revision 1.55
diff -u -r1.55 m32r.c
--- config/m32r/m32r.c 16 Sep 2002 17:22:14 -0000 1.55
+++ config/m32r/m32r.c 20 Sep 2002 23:42:04 -0000
@@ -1029,7 +1029,7 @@
}
}
-/* Return non-zero if the operand is an insn that is a small insn.
+/* Return nonzero if the operand is an insn that is a small insn.
Allow const_int 0 as well, which is a placeholder for NOP slots. */
int
@@ -1046,7 +1046,7 @@
return get_attr_length (op) == 2;
}
-/* Return non-zero if the operand is an insn that is a large insn. */
+/* Return nonzero if the operand is an insn that is a large insn. */
int
large_insn_p (op, mode)
@@ -2181,7 +2181,7 @@
m32r_compute_function_type (NULL_TREE);
}
-/* Return non-zero if this function is known to have a null or 1 instruction
+/* Return nonzero if this function is known to have a null or 1 instruction
epilogue. */
int
@@ -2590,7 +2590,7 @@
||((INTVAL (operand1) == 1) && (INTVAL (operand2) == 0)));
}
-/* Return non-zero if the operand is suitable for use in a conditional move sequence. */
+/* Return nonzero if the operand is suitable for use in a conditional move sequence. */
int
conditional_move_operand (operand, mode)
rtx operand;
@@ -2862,7 +2862,7 @@
stores are done without any increment, then the remaining ones can use
the pre-increment addressing mode.
- Note: expand_block_move() also relies upon this behaviour when building
+ Note: expand_block_move() also relies upon this behavior when building
loops to copy large blocks. */
first_time = 1;
Index: config/m32r/m32r.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/m32r/m32r.h,v
retrieving revision 1.71
diff -u -r1.71 m32r.h
--- config/m32r/m32r.h 29 Aug 2002 21:40:12 -0000 1.71
+++ config/m32r/m32r.h 20 Sep 2002 23:42:06 -0000
@@ -185,7 +185,7 @@
extern int target_flags;
-/* If non-zero, tell the linker to do relaxing.
+/* If nonzero, tell the linker to do relaxing.
We don't do anything with the option, other than recognize it.
LINK_SPEC handles passing -relax to the linker.
This can cause incorrect debugging information as line numbers may
@@ -972,7 +972,7 @@
{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM }, \
{ ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM }}
-/* A C expression that returns non-zero if the compiler is allowed to
+/* A C expression that returns nonzero if the compiler is allowed to
try to replace register number FROM-REG with register number
TO-REG. This macro need only be defined if `ELIMINABLE_REGS' is
defined, and will usually be the constant 1, since most of the
@@ -1414,7 +1414,7 @@
/* Condition code usage. */
-/* Return non-zero if SELECT_CC_MODE will never return MODE for a
+/* Return nonzero if SELECT_CC_MODE will never return MODE for a
floating point inequality comparison. */
#define REVERSIBLE_CC_MODE(MODE) 1 /*???*/
Index: config/m32r/m32r.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/m32r/m32r.md,v
retrieving revision 1.24
diff -u -r1.24 m32r.md
--- config/m32r/m32r.md 17 Jun 2002 07:20:15 -0000 1.24
+++ config/m32r/m32r.md 20 Sep 2002 23:42:08 -0000
@@ -1242,7 +1242,7 @@
;; reg == small constant comparisons are best handled by putting the result
;; of the comparison in a tmp reg and then using beqz/bnez.
;; ??? The result register doesn't contain 0/STORE_FLAG_VALUE,
-;; it contains 0/non-zero.
+;; it contains 0/nonzero.
(define_insn "cmp_ne_small_const_insn"
[(set (match_operand:SI 0 "register_operand" "=r,r")
Index: config/m68k/m68k.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/m68k/m68k.c,v
retrieving revision 1.66
diff -u -r1.66 m68k.c
--- config/m68k/m68k.c 17 Sep 2002 09:30:46 -0000 1.66
+++ config/m68k/m68k.c 20 Sep 2002 23:42:11 -0000
@@ -1119,7 +1119,7 @@
}
}
-/* Return non-zero if flags are currently in the 68881 flag register. */
+/* Return nonzero if flags are currently in the 68881 flag register. */
int
flags_in_68881 ()
{
@@ -3115,7 +3115,7 @@
macro. See m68k/sgs.h for an example; for versions without the bug.
Some assemblers refuse all the above solutions. The workaround is to
emit "K(pc,d0.l*2)" with K being a small constant known to give the
- right behaviour.
+ right behavior.
They also do not like things like "pea 1.w", so we simple leave off
the .w on small constants.
Index: config/m88k/m88k.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/m88k/m88k.c,v
retrieving revision 1.66
diff -u -r1.66 m88k.c
--- config/m88k/m88k.c 14 Sep 2002 13:12:52 -0000 1.66
+++ config/m88k/m88k.c 20 Sep 2002 23:42:14 -0000
@@ -1906,7 +1906,7 @@
m88k_stack_size = m88k_fp_offset + STARTING_FRAME_OFFSET;
/* First, combine m88k_stack_size and size. If m88k_stack_size is
- non-zero, align the frame size to 8 mod 16; otherwise align the
+ nonzero, align the frame size to 8 mod 16; otherwise align the
frame size to 0 mod 16. (If stacks are 8 byte aligned, this ends
up as a NOP. */
{
Index: config/mcore/mcore.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mcore/mcore.c,v
retrieving revision 1.38
diff -u -r1.38 mcore.c
--- config/mcore/mcore.c 14 Sep 2002 13:12:53 -0000 1.38
+++ config/mcore/mcore.c 20 Sep 2002 23:42:16 -0000
@@ -1296,7 +1296,7 @@
/* Now, work our way backwards emitting the constant. */
- /* Emit the value that remains -- it will be non-zero. */
+ /* Emit the value that remains -- it will be nonzero. */
operands[1] = GEN_INT (value);
output_asm_insn (output_inline_const (SImode, operands), operands);
@@ -3268,7 +3268,7 @@
return reg;
}
-/* Return non-zero if SYMBOL is marked as being dllexport'd. */
+/* Return nonzero if SYMBOL is marked as being dllexport'd. */
int
mcore_dllexport_name_p (symbol)
const char * symbol;
@@ -3276,7 +3276,7 @@
return symbol[0] == '@' && symbol[1] == 'e' && symbol[2] == '.';
}
-/* Return non-zero if SYMBOL is marked as being dllimport'd. */
+/* Return nonzero if SYMBOL is marked as being dllimport'd. */
int
mcore_dllimport_name_p (symbol)
const char * symbol;
Index: config/mips/mips.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mips/mips.c,v
retrieving revision 1.228
diff -u -r1.228 mips.c
--- config/mips/mips.c 20 Sep 2002 20:11:24 -0000 1.228
+++ config/mips/mips.c 20 Sep 2002 23:42:25 -0000
@@ -216,7 +216,7 @@
unsigned int stack_words;
/* The offset from the start of the stack overflow area of the argument's
- first stack word. Only meaningful when STACK_WORDS is non-zero. */
+ first stack word. Only meaningful when STACK_WORDS is nonzero. */
unsigned int stack_offset;
};
@@ -238,7 +238,7 @@
/* Next label # for each statement for Silicon Graphics IRIS systems. */
int sym_lineno = 0;
-/* Non-zero if inside of a function, because the stupid MIPS asm can't
+/* Nonzero if inside of a function, because the stupid MIPS asm can't
handle .files inside of functions. */
int inside_function = 0;
@@ -1455,7 +1455,7 @@
/* This function is used to implement GO_IF_LEGITIMATE_ADDRESS. It
returns a nonzero value if XINSN is a legitimate address for a
- memory operand of the indicated MODE. STRICT is non-zero if this
+ memory operand of the indicated MODE. STRICT is nonzero if this
function is called during reload. */
int
@@ -3103,7 +3103,7 @@
??? This is called with result nonzero by the Scond patterns in
mips.md. These patterns are called with a target in the mode of
the Scond instruction pattern. Since this must be a constant, we
- must use SImode. This means that if RESULT is non-zero, it will
+ must use SImode. This means that if RESULT is nonzero, it will
always be an SImode register, even if TARGET_64BIT is true. We
cope with this by calling convert_move rather than emit_move_insn.
This will sometimes lead to an unnecessary extension of the result;
@@ -3345,7 +3345,7 @@
test_code = NE;
}
else if (GET_CODE (cmp1) == CONST_INT && INTVAL (cmp1) != 0)
- /* We don't want to build a comparison against a non-zero
+ /* We don't want to build a comparison against a nonzero
constant. */
cmp1 = force_reg (mode, cmp1);
@@ -6013,7 +6013,7 @@
If we have -G 0, or the extern size is unknown, or the object is in a user
specified section that is not .sbss/.sdata, don't bother emitting the
- .externs. In the case of user specified sections this behaviour is
+ .externs. In the case of user specified sections this behavior is
required as otherwise GAS will think the object lives in .sbss/.sdata. */
int
@@ -7889,7 +7889,7 @@
return compute_frame_size (get_frame_size ()) == 0;
}
-/* Returns non-zero if X contains a SYMBOL_REF. */
+/* Returns nonzero if X contains a SYMBOL_REF. */
static int
symbolic_expression_p (x)
@@ -8722,7 +8722,7 @@
/* Write out code to move floating point arguments in or out of
general registers. Output the instructions to FILE. FP_CODE is
the code describing which arguments are present (see the comment at
- the definition of CUMULATIVE_ARGS in mips.h). FROM_FP_P is non-zero if
+ the definition of CUMULATIVE_ARGS in mips.h). FROM_FP_P is nonzero if
we are copying from the floating point registers. */
static void
@@ -9919,11 +9919,11 @@
INSN is the branch instruction. OPERANDS[0] is the condition.
OPERANDS[1] is the target of the branch. OPERANDS[2] is the target
of the first operand to the condition. If TWO_OPERANDS_P is
- non-zero the comparison takes two operands; OPERANDS[3] will be the
+ nonzero the comparison takes two operands; OPERANDS[3] will be the
second operand.
- If INVERTED_P is non-zero we are to branch if the condition does
- not hold. If FLOAT_P is non-zero this is a floating-point comparison.
+ If INVERTED_P is nonzero we are to branch if the condition does
+ not hold. If FLOAT_P is nonzero this is a floating-point comparison.
LENGTH is the length (in bytes) of the sequence we are to generate.
That tells us whether to generate a simple conditional branch, or a
@@ -9945,7 +9945,7 @@
static char buffer[200];
/* The kind of comparison we are doing. */
enum rtx_code code = GET_CODE (operands[0]);
- /* Non-zero if the opcode for the comparison needs a `z' indicating
+ /* Nonzero if the opcode for the comparison needs a `z' indicating
that it is a comparision against zero. */
int need_z_p;
/* A string to use in the assembly output to represent the first
@@ -9972,7 +9972,7 @@
subtract B from A and then look at the sign bit. But, if we
are doing an unsigned comparison, and B is zero, we don't
have to do the subtraction. Instead, we can just check to
- see if A is non-zero. Thus, we change the CODE here to
+ see if A is nonzero. Thus, we change the CODE here to
reflect the simpler comparison operation. */
switch (code)
{
Index: config/mips/mips.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mips/mips.h,v
retrieving revision 1.218
diff -u -r1.218 mips.h
--- config/mips/mips.h 20 Sep 2002 06:36:35 -0000 1.218
+++ config/mips/mips.h 20 Sep 2002 23:42:30 -0000
@@ -2299,7 +2299,7 @@
/* Certain machines have the property that some registers cannot be
copied to some other registers without using memory. Define this
- macro on those machines to be a C expression that is non-zero if
+ macro on those machines to be a C expression that is nonzero if
objects of mode MODE in registers of CLASS1 can only be copied to
registers of class CLASS2 by storing a register of CLASS1 into
memory and loading that memory location into a register of CLASS2.
@@ -2471,7 +2471,7 @@
{ FRAME_POINTER_REGNUM, GP_REG_FIRST + 30}, \
{ FRAME_POINTER_REGNUM, GP_REG_FIRST + 17}}
-/* A C expression that returns non-zero if the compiler is allowed to
+/* A C expression that returns nonzero if the compiler is allowed to
try to replace register number FROM-REG with register number
TO-REG. This macro need only be defined if `ELIMINABLE_REGS' is
defined, and will usually be the constant 1, since most of the
Index: config/mmix/mmix.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mmix/mmix.c,v
retrieving revision 1.40
diff -u -r1.40 mmix.c
--- config/mmix/mmix.c 21 Aug 2002 02:41:50 -0000 1.40
+++ config/mmix/mmix.c 20 Sep 2002 23:42:32 -0000
@@ -1985,7 +1985,7 @@
return get_hard_reg_initial_val (mode, regno);
}
-/* Non-zero when the function epilogue is simple enough that a single
+/* Nonzero when the function epilogue is simple enough that a single
"POP %d,0" should be used even within the function. */
int
Index: config/mn10200/mn10200.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mn10200/mn10200.c,v
retrieving revision 1.26
diff -u -r1.26 mn10200.c
--- config/mn10200/mn10200.c 10 Jul 2002 18:26:59 -0000 1.26
+++ config/mn10200/mn10200.c 20 Sep 2002 23:42:34 -0000
@@ -943,7 +943,7 @@
The basic shift methods:
- * loop shifts -- emit a loop using one (or two on H8/S) bit shifts;
+ * loop shifts -- emit a loop using one (or two on H8S) bit shifts;
this is the default. SHIFT_LOOP
* inlined shifts -- emit straight line code for the shift; this is
Index: config/ns32k/ns32k.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/ns32k/ns32k.h,v
retrieving revision 1.47
diff -u -r1.47 ns32k.h
--- config/ns32k/ns32k.h 23 Aug 2002 17:35:23 -0000 1.47
+++ config/ns32k/ns32k.h 20 Sep 2002 23:42:35 -0000
@@ -863,7 +863,7 @@
/* Certain machines have the property that some registers cannot be
copied to some other registers without using memory. Define this
- macro on those machines to be a C expression that is non-zero if
+ macro on those machines to be a C expression that is nonzero if
objects of mode M in registers of CLASS1 can only be copied to
registers of class CLASS2 by storing a register of CLASS1 into
memory and loading that memory location into a register of CLASS2.
Index: config/pa/pa.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/pa/pa.c,v
retrieving revision 1.180
diff -u -r1.180 pa.c
--- config/pa/pa.c 17 Sep 2002 03:30:37 -0000 1.180
+++ config/pa/pa.c 20 Sep 2002 23:42:42 -0000
@@ -305,7 +305,7 @@
}
}
-/* Return non-zero only if OP is a register of mode MODE,
+/* Return nonzero only if OP is a register of mode MODE,
or CONST0_RTX. */
int
reg_or_0_operand (op, mode)
@@ -315,7 +315,7 @@
return (op == CONST0_RTX (mode) || register_operand (op, mode));
}
-/* Return non-zero if OP is suitable for use in a call to a named
+/* Return nonzero if OP is suitable for use in a call to a named
function.
For 2.5 try to eliminate either call_operand_address or
Index: config/pa/pa64-linux.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/pa/pa64-linux.h,v
retrieving revision 1.1
diff -u -r1.1 pa64-linux.h
--- config/pa/pa64-linux.h 13 Apr 2001 05:13:43 -0000 1.1
+++ config/pa/pa64-linux.h 20 Sep 2002 23:42:42 -0000
@@ -32,7 +32,7 @@
{ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM}, \
}
-/* A C expression that returns non-zero if the compiler is allowed to try to
+/* A C expression that returns nonzero if the compiler is allowed to try to
replace register number FROM with register number TO. The frame pointer
is automatically handled. */
Index: config/pdp11/pdp11.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/pdp11/pdp11.h,v
retrieving revision 1.42
diff -u -r1.42 pdp11.h
--- config/pdp11/pdp11.h 4 Sep 2002 16:24:23 -0000 1.42
+++ config/pdp11/pdp11.h 20 Sep 2002 23:42:43 -0000
@@ -508,7 +508,7 @@
extern int current_first_parm_offset;
/* Offset of first parameter from the argument pointer register value.
- For the pdp11, this is non-zero to account for the return address.
+ For the pdp11, this is nonzero to account for the return address.
1 - return address
2 - frame pointer (always saved, even when not used!!!!)
-- chnage some day !!!:q!
Index: config/romp/romp.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/romp/romp.c,v
retrieving revision 1.26
diff -u -r1.26 romp.c
--- config/romp/romp.c 4 Aug 2002 22:45:24 -0000 1.26
+++ config/romp/romp.c 20 Sep 2002 23:42:45 -0000
@@ -229,7 +229,7 @@
break;
case CC_TBIT:
- /* Insn sets T bit if result is non-zero. Next insn must be branch. */
+ /* Insn sets T bit if result is nonzero. Next insn must be branch. */
CC_STATUS_INIT;
cc_status.flags = CC_IN_TB | CC_NOT_NEGATIVE;
break;
@@ -389,7 +389,7 @@
&& ! strcmp (current_function_name, XSTR (op, 0)));
}
-/* Return non-zero if this function is known to have a null epilogue. */
+/* Return nonzero if this function is known to have a null epilogue. */
int
null_epilogue ()
@@ -786,7 +786,7 @@
break;
case 'Z':
- /* Upper or lower half, depending on which is non-zero or not
+ /* Upper or lower half, depending on which is nonzero or not
all ones. Must be consistent with 'z' above. */
if (GET_CODE (x) != CONST_INT)
output_operand_lossage ("invalid %%Z value");
@@ -1032,7 +1032,7 @@
return size * 4;
}
-/* Return non-zero if this function makes calls or has fp operations
+/* Return nonzero if this function makes calls or has fp operations
(which are really calls). */
int
@@ -1059,7 +1059,7 @@
return 0;
}
-/* Return non-zero if this function will use r14 as a pointer to its
+/* Return nonzero if this function will use r14 as a pointer to its
constant pool. */
int
@@ -1071,7 +1071,7 @@
|| get_pool_size () != 0 || romp_makes_calls ());
}
-/* Return non-zero if this function needs to push space on the stack. */
+/* Return nonzero if this function needs to push space on the stack. */
int
romp_pushes_stack ()
Index: config/romp/romp.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/romp/romp.h,v
retrieving revision 1.33
diff -u -r1.33 romp.h
--- config/romp/romp.h 29 Aug 2002 21:40:17 -0000 1.33
+++ config/romp/romp.h 20 Sep 2002 23:42:46 -0000
@@ -1085,7 +1085,7 @@
#define MOVE_MAX 4
/* Nonzero if access to memory by bytes is no faster than for words.
- Also non-zero if doing byte operations (specifically shifts) in registers
+ Also nonzero if doing byte operations (specifically shifts) in registers
is undesirable. */
#define SLOW_BYTE_ACCESS 1
Index: config/rs6000/eabi.asm
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/eabi.asm,v
retrieving revision 1.10
diff -u -r1.10 eabi.asm
--- config/rs6000/eabi.asm 19 Feb 2002 19:40:41 -0000 1.10
+++ config/rs6000/eabi.asm 20 Sep 2002 23:42:47 -0000
@@ -139,7 +139,7 @@
addi 11,11,.LCTOC1@l
cmplwi 2,9,0 /* init flag != 0? */
bnelr 2 /* return now, if we've been called already */
- stw 1,.Linit_p@l(10) /* store a non-zero value in the done flag */
+ stw 1,.Linit_p@l(10) /* store a nonzero value in the done flag */
#else /* -mrelocatable */
mflr 0
@@ -155,7 +155,7 @@
cmplwi 2,9,0 /* init flag != 0? */
mtlr 0 /* restore in case branch was taken */
bnelr 2 /* return now, if we've been called already */
- stwx 1,10,12 /* store a non-zero value in the done flag */
+ stwx 1,10,12 /* store a nonzero value in the done flag */
beq+ 0,.Lsdata /* skip if we don't need to relocate */
/* We need to relocate the .got2 pointers. */
Index: config/rs6000/linux64.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/linux64.h,v
retrieving revision 1.29
diff -u -r1.29 linux64.h
--- config/rs6000/linux64.h 14 Sep 2002 13:12:53 -0000 1.29
+++ config/rs6000/linux64.h 20 Sep 2002 23:42:47 -0000
@@ -286,7 +286,7 @@
} \
while (0)
-/* Return non-zero if this entry is to be written into the constant
+/* Return nonzero if this entry is to be written into the constant
pool in a special way. We do so if this is a SYMBOL_REF, LABEL_REF
or a CONST containing one of them. If -mfp-in-toc (the default),
we also do this for floating-point constants. We actually can only
Index: config/rs6000/rs6000.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/rs6000.c,v
retrieving revision 1.384
diff -u -r1.384 rs6000.c
--- config/rs6000/rs6000.c 20 Sep 2002 18:42:23 -0000 1.384
+++ config/rs6000/rs6000.c 20 Sep 2002 23:42:58 -0000
@@ -92,7 +92,7 @@
/* String from -misel=. */
const char *rs6000_isel_string;
-/* Set to non-zero once AIX common-mode calls have been defined. */
+/* Set to nonzero once AIX common-mode calls have been defined. */
static int common_mode_defined;
/* Private copy of original value of flag_pic for ABI_AIX. */
@@ -822,7 +822,7 @@
}
}
-/* Return non-zero if this function is known to have a null epilogue. */
+/* Return nonzero if this function is known to have a null epilogue. */
int
direct_return ()
@@ -8348,7 +8348,7 @@
condition code register and its mode specifies what kind of
comparison we made.
- REVERSED is non-zero if we should reverse the sense of the comparison.
+ REVERSED is nonzero if we should reverse the sense of the comparison.
INSN is the insn. */
Index: config/rs6000/rs6000.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/rs6000.h,v
retrieving revision 1.228
diff -u -r1.228 rs6000.h
--- config/rs6000/rs6000.h 20 Sep 2002 18:40:27 -0000 1.228
+++ config/rs6000/rs6000.h 20 Sep 2002 23:43:02 -0000
@@ -651,7 +651,7 @@
&& TYPE_MODE (TREE_TYPE (TYPE)) == QImode \
&& (ALIGN) < BITS_PER_WORD ? BITS_PER_WORD : (ALIGN))
-/* Non-zero if move instructions will actually fail to work
+/* Nonzero if move instructions will actually fail to work
when given unaligned data. */
#define STRICT_ALIGNMENT 0
@@ -1226,8 +1226,8 @@
Return 1 if VALUE is in the range specified by C.
`I' is a signed 16-bit constant
- `J' is a constant with only the high-order 16 bits non-zero
- `K' is a constant with only the low-order 16 bits non-zero
+ `J' is a constant with only the high-order 16 bits nonzero
+ `K' is a constant with only the low-order 16 bits nonzero
`L' is a signed 16-bit constant shifted left 16 bits
`M' is a constant that is greater than 31
`N' is a positive constant that is an exact power of two
@@ -1694,13 +1694,13 @@
#define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
function_arg_advance (&CUM, MODE, TYPE, NAMED)
-/* Non-zero if we can use a floating-point register to pass this arg. */
+/* Nonzero if we can use a floating-point register to pass this arg. */
#define USE_FP_FOR_ARG_P(CUM,MODE,TYPE) \
(GET_MODE_CLASS (MODE) == MODE_FLOAT \
&& (CUM).fregno <= FP_ARG_MAX_REG \
&& TARGET_HARD_FLOAT && TARGET_FPRS)
-/* Non-zero if we can use an AltiVec register to pass this arg. */
+/* Nonzero if we can use an AltiVec register to pass this arg. */
#define USE_ALTIVEC_FOR_ARG_P(CUM,MODE,TYPE) \
(ALTIVEC_VECTOR_MODE (MODE) \
&& (CUM).vregno <= ALTIVEC_ARG_MAX_REG \
@@ -1817,7 +1817,7 @@
the stack pointer does not matter. No definition is equivalent to
always zero.
- On the RS/6000, this is non-zero because we can restore the stack from
+ On the RS/6000, this is nonzero because we can restore the stack from
its backpointer, which we maintain. */
#define EXIT_IGNORE_STACK 1
@@ -2261,7 +2261,7 @@
#define MAX_MOVE_MAX 8
/* Nonzero if access to memory by bytes is no faster than for words.
- Also non-zero if doing byte operations (specifically shifts) in registers
+ Also nonzero if doing byte operations (specifically shifts) in registers
is undesirable. */
#define SLOW_BYTE_ACCESS 1
Index: config/rs6000/rs6000.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/rs6000.md,v
retrieving revision 1.208
diff -u -r1.208 rs6000.md
--- config/rs6000/rs6000.md 20 Sep 2002 18:42:24 -0000 1.208
+++ config/rs6000/rs6000.md 20 Sep 2002 23:43:15 -0000
@@ -10465,7 +10465,7 @@
}")
;; Call to function in current module. No TOC pointer reload needed.
-;; Operand2 is non-zero if we are using the V.4 calling sequence and
+;; Operand2 is nonzero if we are using the V.4 calling sequence and
;; either the function was not prototyped, or it was prototyped as a
;; variable argument function. It is > 0 if FP registers were passed
;; and < 0 if they were not.
@@ -10551,7 +10551,7 @@
;; Call to function which may be in another module. Restore the TOC
;; pointer (r2) after the call unless this is System V.
-;; Operand2 is non-zero if we are using the V.4 calling sequence and
+;; Operand2 is nonzero if we are using the V.4 calling sequence and
;; either the function was not prototyped, or it was prototyped as a
;; variable argument function. It is > 0 if FP registers were passed
;; and < 0 if they were not.
Index: config/rs6000/sysv4.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/sysv4.h,v
retrieving revision 1.109
diff -u -r1.109 sysv4.h
--- config/rs6000/sysv4.h 10 Sep 2002 12:39:20 -0000 1.109
+++ config/rs6000/sysv4.h 20 Sep 2002 23:43:17 -0000
@@ -551,7 +551,7 @@
#define TARGET_ASM_SELECT_SECTION rs6000_elf_select_section
#define TARGET_ASM_UNIQUE_SECTION rs6000_elf_unique_section
-/* Return non-zero if this entry is to be written into the constant pool
+/* Return nonzero if this entry is to be written into the constant pool
in a special way. We do so if this is a SYMBOL_REF, LABEL_REF or a CONST
containing one of them. If -mfp-in-toc (the default), we also do
this for floating-point constants. We actually can only do this
@@ -1401,7 +1401,7 @@
pack(pop)'. The pack(push,<n>) pragma specifies the maximum
alignment (in bytes) of fields within a structure, in much the
same way as the __aligned__' and __packed__' __attribute__'s
- do. A pack value of zero resets the behaviour to the default.
+ do. A pack value of zero resets the behavior to the default.
Successive invocations of this pragma cause the previous values to
be stacked, so that invocations of #pragma pack(pop)' will return
to the previous value. */
Index: config/rs6000/xcoff.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/rs6000/xcoff.h,v
retrieving revision 1.37
diff -u -r1.37 xcoff.h
--- config/rs6000/xcoff.h 14 Sep 2002 08:07:58 -0000 1.37
+++ config/rs6000/xcoff.h 20 Sep 2002 23:43:17 -0000
@@ -135,7 +135,7 @@
#define READONLY_DATA_SECTION read_only_data_section
-/* Return non-zero if this entry is to be written into the constant
+/* Return nonzero if this entry is to be written into the constant
pool in a special way. We do so if this is a SYMBOL_REF, LABEL_REF
or a CONST containing one of them. If -mfp-in-toc (the default),
we also do this for floating-point constants. We actually can only