This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
obvious SSE related fix installed
- To: gcc-patches at gcc dot gnu dot org, patches at x86_64 dot org
- Subject: obvious SSE related fix installed
- From: Jan Hubicka <jh at suse dot cz>
- Date: Thu, 26 Apr 2001 20:30:05 +0200
Hi
About two months ago I've accidentaly checked in debugging hack.
I found that while re-reviewing the changes for merging the back to x86_64 tree.
The SSE conditional moves should be finally stable, since they have received
quite a lot of testing on x86_64 branch.
Honza
Thu Apr 26 20:26:26 CEST 2001 Jan Hubicka <jh@suse.cz>
* (ix86_expand_fp_movcc): Re-enable SSE conditional move generation.
Index: i386.c
===================================================================
RCS file: /cvs/gcc/egcs/gcc/config/i386/i386.c,v
retrieving revision 1.255
diff -c -3 -p -r1.255 i386.c
*** i386.c 2001/04/25 21:56:54 1.255
--- i386.c 2001/04/26 18:25:36
*************** ix86_expand_fp_movcc (operands)
*** 6613,6620 ****
/* We may be called from the post-reload splitter. */
&& (!REG_P (operands[0])
|| SSE_REG_P (operands[0])
! || REGNO (operands[0]) >= FIRST_PSEUDO_REGISTER)
! && 0)
{
rtx op0 = ix86_compare_op0, op1 = ix86_compare_op1;
code = GET_CODE (operands[1]);
--- 6613,6619 ----
/* We may be called from the post-reload splitter. */
&& (!REG_P (operands[0])
|| SSE_REG_P (operands[0])
! || REGNO (operands[0]) >= FIRST_PSEUDO_REGISTER))
{
rtx op0 = ix86_compare_op0, op1 = ix86_compare_op1;
code = GET_CODE (operands[1]);