This is the mail archive of the gcc-help@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

question about gcc rtx


Hi, how do I constraint the rtx to generate movsi Insn that only use odd
16bits register number (R1, R3, R5 ..) ? for register pairing (e.g R1 and R2
is a pair, R3 and R4 ...) .



--
View this message in context: http://gcc.1065356.n5.nabble.com/question-about-gcc-rtx-tp1200050.html
Sent from the gcc - Help mailing list archive at Nabble.com.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]