This is the mail archive of the
gcc-cvs@gcc.gnu.org
mailing list for the GCC project.
r197804 - in /branches/gcc-4_8-branch/gcc: Chan...
- From: jgreenhalgh at gcc dot gnu dot org
- To: gcc-cvs at gcc dot gnu dot org
- Date: Thu, 11 Apr 2013 14:14:56 -0000
- Subject: r197804 - in /branches/gcc-4_8-branch/gcc: Chan...
Author: jgreenhalgh
Date: Thu Apr 11 14:14:56 2013
New Revision: 197804
URL: http://gcc.gnu.org/viewcvs?rev=197804&root=gcc&view=rev
Log:
Backport: [PATCH, AARCH64] Fix unrecognizable insn issue with vcond against 0.0f
gcc/
Backported from mainline.
* config/aarch64/aarch64-simd.md (aarch64_vcond_internal): Fix
floating-point vector comparisons against 0.
gcc/testsuite/
Backported from mainline.
* gcc.target/aarch64/vect-fcm.x: Add check for zero forms of
inverse operands.
* gcc.target/aarch64/vect-fcm-eq-d.c: Check that new zero form
loop is vectorized.
* gcc.target/aarch64/vect-fcm-eq-f.c: Likewise.
* gcc.target/aarch64/vect-fcm-ge-d.c: Check that new zero form
loop is vectorized and that the correct instruction is generated.
* gcc.target/aarch64/vect-fcm-ge-f.c: Likewise.
* gcc.target/aarch64/vect-fcm-gt-d.c: Likewise.
* gcc.target/aarch64/vect-fcm-gt-f.c: Likewise.
Modified:
branches/gcc-4_8-branch/gcc/ChangeLog
branches/gcc-4_8-branch/gcc/config/aarch64/aarch64-simd.md
branches/gcc-4_8-branch/gcc/testsuite/ChangeLog
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm-eq-d.c
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm-eq-f.c
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm-ge-d.c
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm-ge-f.c
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm-gt-d.c
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm-gt-f.c
branches/gcc-4_8-branch/gcc/testsuite/gcc.target/aarch64/vect-fcm.x