This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/57356] gcc-4.8: SSE2 instructions generated with '-mno-sse2'


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=57356

UroÅ Bizjak <ubizjak at gmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|UNCONFIRMED                 |ASSIGNED
   Last reconfirmed|                            |2013-05-21
          Component|c                           |target
           Assignee|unassigned at gcc dot gnu.org      |ubizjak at gmail dot com
   Target Milestone|---                         |4.7.4
     Ever confirmed|0                           |1

--- Comment #1 from UroÅ Bizjak <ubizjak at gmail dot com> ---
There are many assumptions that x86 implies SSE2 throughout the
target-dependant part of gcc. This one is simple to fix with following fix to
movti insn pattern.

--cut here--
Index: config/i386/i386.md
===================================================================
--- config/i386/i386.md (revision 199017)
+++ config/i386/i386.md (working copy)
@@ -1805,7 +1805,8 @@
                 (const_string "V4SF")
               (match_test "TARGET_AVX")
                 (const_string "TI")
-              (match_test "optimize_function_for_size_p (cfun)")
+              (ior (not (match_test "TARGET_SSE2"))
+                   (match_test "optimize_function_for_size_p (cfun)"))
                 (const_string "V4SF")
               ]
               (const_string "TI")))])
--cut here--

The 4.7 branch is also affected, 4.9 is not.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]