This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug rtl-optimization/14121] use inline assembler register constraints as home register hints



------- Comment #5 from pinskia at gcc dot gnu dot org  2008-09-14 03:13 -------
IRA fixes this (I tested with -fno-ira which gave the old result).  The inner
loop looks like:
L4:
        movl    (%ecx), %eax
# 23 "t.c" 1
        divl    %edi
# 0 "" 2
        movl    %eax, (%ecx)
        subl    $4, %ecx
        subl    $1, %esi
        jns     L4


-- 

pinskia at gcc dot gnu dot org changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
OtherBugsDependingO|                            |18427
              nThis|                            |
             Status|NEW                         |RESOLVED
         Resolution|                            |FIXED
   Target Milestone|---                         |4.4.0


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=14121


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]