This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/32855] [4.3 Regression] g++.dg/tree-ssa/pr28003.C



------- Comment #4 from vmakarov at redhat dot com  2007-08-20 18:46 -------
Yes, I belive my RA should manage the situation and use not only b0 register.

But in general, I think we need also register pressure heuristics in insn
scheduler before the register allocation to constrain insn movements resulting
in  too many spills and reloads.



-- 


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=32855


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]