This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/22432] [4.0/4.1 Regression] Wrong code generation using MMX intrinsics on amd64



------- Comment #8 from ian at airs dot com  2005-11-04 23:27 -------
No, doing the add in v4hi mode is not the same as doing the add in v8qi mode. 
The carry bits will be handled differently.

It's also rather odd that register 81 changed from V4HImode to V8QImode. 
Normally a pseudo-register always has the same mode, and accessing it in a
different mode requires a subreg.


-- 

ian at airs dot com changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |ian at airs dot com


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=22432


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]