This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
[Bug middle-end/18641] [4.0 Regression] Another ICE caused by reload of a psuedo reg into f0 for a DImode expr
- From: "dje at gcc dot gnu dot org" <gcc-bugzilla at gcc dot gnu dot org>
- To: gcc-bugs at gcc dot gnu dot org
- Date: 24 Nov 2004 18:19:04 -0000
- Subject: [Bug middle-end/18641] [4.0 Regression] Another ICE caused by reload of a psuedo reg into f0 for a DImode expr
- References: <20041124011632.18641.fjahanian@apple.com>
- Reply-to: gcc-bugzilla at gcc dot gnu dot org
------- Additional Comments From dje at gcc dot gnu dot org 2004-11-24 18:18 -------
Allowing the middle-end to know that the L_R_A address is offsettable looks
like a better solution to me. The design is an issue for RTH. One
possibility is a target macro to decide if L_R_A addresses should be assumed
offsettable:
#if LRA_OFFSETTABLE
|| address_reloaded[i] > 0
#else
|| address_reloaded[i] == 1
#endif
)
Finer granlarity information from LRA is more complicated.
--
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=18641