This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/16532] Inefficient jump to epilogue


------- Additional Comments From dann at godzilla dot ics dot uci dot edu  2004-08-19 16:58 -------
(In reply to comment #6)

> However, this optimization is partially defeated by the 32-bit calling
> convention in the testcase, so I'm not sure it is really worth while there.

I forgot to say that Sun's compiler does not generate a "save"

BTW, any idea why the generated v8 code: 

        srl     %o0, 16, %o5
        mov     0, %o4
        orcc    %o4, %o5, %g0
        [snip]

is not simplified to:

        srl     %o0, 16, %o5
        orcc    %o5, 0, %g0

Also the v9 code does not seem to realize that it can do a 16 bit shift of a 
32bit register instead of a 48bit shift of a 64bit register. This might help if
the register pressure is high (which is not the case here).




-- 


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=16532


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]