This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug other/10301] Side effects of architecture specific flags are not documented.


PLEASE REPLY TO gcc-bugzilla@gcc.gnu.org ONLY, *NOT* gcc-bugs@gcc.gnu.org.

http://gcc.gnu.org/bugzilla/show_bug.cgi?id=10301


garen@garen.net changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|garen@wsu.edu               |


------- Additional Comments From garen@garen.net  2003-06-02 07:23 -------
Wow, it's bugzilla! 
 
This is probably not assigned to the right person.  The SSE issues I was mentioning in what I 
wrote originally were just a motivation for adding some documentation -- I don't have any 
specific bug reports that aren't already submitted.  A point of contention is that, as far as I can 
tell, SSE[2] insns are enabled implicitly by several -march settings, but Wolfgang writes: 
 
 
    With regard to disabling SSE[2]: If you don't specify some 
    additional flags, sse is not used. 
 
However, for gcc 3.2.3 in gcc/config/i386/i386.c I see: 
 const processor_alias_table[] = 
    { 
      {"i386", PROCESSOR_I386, 0}, 
      {"i486", PROCESSOR_I486, 0}, 
      {"i586", PROCESSOR_PENTIUM, 0}, 
      {"pentium", PROCESSOR_PENTIUM, 0}, 
      {"pentium-mmx", PROCESSOR_PENTIUM, PTA_MMX}, 
      {"i686", PROCESSOR_PENTIUMPRO, 0}, 
      {"pentiumpro", PROCESSOR_PENTIUMPRO, 0}, 
      {"pentium2", PROCESSOR_PENTIUMPRO, PTA_MMX}, 
      {"pentium3", PROCESSOR_PENTIUMPRO, PTA_MMX | PTA_SSE | 
PTA_PREFETCH_SSE}, 
      {"pentium4", PROCESSOR_PENTIUM4, PTA_SSE | PTA_SSE2 | 
                                       PTA_MMX | PTA_PREFETCH_SSE}, 
      {"k6", PROCESSOR_K6, PTA_MMX}, 
      {"k6-2", PROCESSOR_K6, PTA_MMX | PTA_3DNOW}, 
      {"k6-3", PROCESSOR_K6, PTA_MMX | PTA_3DNOW}, 
      {"athlon", PROCESSOR_ATHLON, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW 
                                   | PTA_3DNOW_A}, 
      {"athlon-tbird", PROCESSOR_ATHLON, PTA_MMX | PTA_PREFETCH_SSE 
                                         | PTA_3DNOW | PTA_3DNOW_A}, 
      {"athlon-4", PROCESSOR_ATHLON, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW 
                                    | PTA_3DNOW_A | PTA_SSE}, 
      {"athlon-xp", PROCESSOR_ATHLON, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW 
                                      | PTA_3DNOW_A | PTA_SSE}, 
      {"athlon-mp", PROCESSOR_ATHLON, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW 
                                      | PTA_3DNOW_A | PTA_SSE}, 
    }; 
 
 



------- You are receiving this mail because: -------
You are on the CC list for the bug, or are watching someone who is.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]