gcc.gnu.org Git - gcc.git/shortlog

]> gcc.gnu.org Git - gcc.git/shortlog

2023-09-26	Juzhe-Zhong	RISC-V: Support VLS unary floating-point patterns	commit \| commitdiff \| tree
2023-09-26	Juzhe-Zhong	RISC-V: Support VLS floating-point FMA/FNMA/FMS auto...	commit \| commitdiff \| tree
2023-09-26	Juzhe-Zhong	RISC-V: Support integer FMA/FNMA VLS modes autovectoriz...	commit \| commitdiff \| tree
2023-09-26	Lehua Ding	RISC-V: Refactor and cleanup fma patterns	commit \| commitdiff \| tree
2023-09-26	Tsukasa OI	RISC-V: Fix typos on comments (SVE -> RVV)	commit \| commitdiff \| tree
2023-09-26	Tsukasa OI	RISC-V: Add builtin .def file dependencies	commit \| commitdiff \| tree
2023-09-26	Pan Li	RISC-V: Support VLS mode for vec_set	commit \| commitdiff \| tree
2023-09-26	Pan Li	RISC-V: Bugfix for scalar move with merged operand	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Remove redundant vec_duplicate pattern	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Fix bogus FAILs of vsetvl testcases	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Removed misleading comments in testcases	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Add fixed PR111255 testcase by other patch	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support VLS reduction	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Fix VSETVL PASS fusion bug	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support VLS modes vec_init auto-vectorization	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Remove autovec-vls.md file and clean up VLS...	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support VLS modes reduction[PR111153]	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Remove redundant codes of VLS patterns[NFC]	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Expand VLS mode to scalar mode move[PR111391]	commit \| commitdiff \| tree
2023-09-18	Tsukasa OI	RISC-V: Make SHA-256, SM3 and SM4 builtins operate...	commit \| commitdiff \| tree
2023-09-18	Tsukasa OI	RISC-V: Make bit manipulation value / round number...	commit \| commitdiff \| tree
2023-09-18	Pan Li	RISC-V: Support FP SGNJX autovec for VLS mode	commit \| commitdiff \| tree
2023-09-18	Fei Gao	fix PR 111259 invalid zcmp mov predicate.	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Fix using wrong mode to get reduction insn...	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	test: Block SLP check of slp-35.c for vect_strided5	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	test: Block SLP check of slp-34.c for vect_strided5	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	test: Block vect_strided5 for slp-34-big-array.c SLP...	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	test: Block slp-16.c check for target support vect_strided6	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	test: Isolate slp-1.c check of target supports vect_str...	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	test: Remove XPASS for RISCV	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Refactor expand_reduction and cleanup enum...	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Support combine extend and reduce sum to widen...	commit \| commitdiff \| tree
2023-09-18	Vladimir N...	[RA]: Improve cost calculation of pseudos with equivalences	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Refactor vector reduction patterns	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Cleanup redundant reduction patterns after...	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support VLS modes mask operations	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Fix ICE in get_avl_or_vl_reg	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Format VSETVL PASS code	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support VLS modes VEC_EXTRACT auto-vectorization	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Support cond vmulh.vv and vmulu.vv autovec...	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Support cond vnsrl/vnsra autovec patterns	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Support cond vfsgnj.vv autovec patterns	commit \| commitdiff \| tree
2023-09-18	Pan Li	RISC-V: Bugfix PR111362 for incorrect frm emit	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Remove redundant ABI test	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Enable vec_int testsuite for RVV VLA vectorization	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support VECTOR BOOL vcond_mask optab[PR111337]	commit \| commitdiff \| tree
2023-09-18	Edwin Lu	RISC-V: Finish Typing Un-Typed Instructions and Turn...	commit \| commitdiff \| tree
2023-09-18	Pan Li	RISC-V: Remove unused structure in cost model	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Support Dynamic LMUL Cost model	commit \| commitdiff \| tree
2023-09-18	Christoph Müllner	riscv: Add support for str(n)cmp inline expansion	commit \| commitdiff \| tree
2023-09-18	Christoph Müllner	riscv: Add support for strlen inline expansion	commit \| commitdiff \| tree
2023-09-18	Lehua Ding	RISC-V: Add missed cond autovec testcases	commit \| commitdiff \| tree
2023-09-18	xuli	RISC-V: Elimilate warning in class vcreate	commit \| commitdiff \| tree
2023-09-18	xuli	RISC-V: Add vcreate intrinsics for RVV tuple types	commit \| commitdiff \| tree
2023-09-18	Fei Gao	RISC-V: enable muti push and pop for Zcmp when shrink...	commit \| commitdiff \| tree
2023-09-18	Fei Gao	Allow targets to check shrink-wrap-separate enabled...	commit \| commitdiff \| tree
2023-09-18	Edwin Lu	RISC-V: Add Types to Un-Typed Thead Instructions	commit \| commitdiff \| tree
2023-09-18	Edwin Lu	RISC-V: Update Types for RISC-V Instructions	commit \| commitdiff \| tree
2023-09-18	Edwin Lu	RISC-V: Add Types to Un-Typed Zicond Instructions	commit \| commitdiff \| tree
2023-09-18	Edwin Lu	RISC-V: Add Types for Un-Typed zc Instructions	commit \| commitdiff \| tree
2023-09-18	Edwin Lu	RISC-V: Update Types for Vector Instructions	commit \| commitdiff \| tree
2023-09-18	Juzhe-Zhong	RISC-V: Enable RVV scalable vectorization by default...	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Remove redundant functions	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Use dominance analysis in global vsetvl elimination	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Add VLS modes VEC_PERM support[PR111311]	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Add missing VLS mask bool mode reg -> reg patterns	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Expand fixed-vlmax/vls vector permutation in...	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Avoid unnecessary slideup in compress pattern...	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Fix dump FILE of VSETVL PASS[PR111311]	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Fix VLS floating-point operations predicate	commit \| commitdiff \| tree
2023-09-11	Lehua Ding	Support folding min(poly,poly) to const	commit \| commitdiff \| tree
2023-09-11	Christoph Müllner	riscv: xtheadbb: Fix extendqi<SUPERQI> insn	commit \| commitdiff \| tree
2023-09-11	Christoph Müllner	riscv: thead: Fix mode attribute for extension patterns	commit \| commitdiff \| tree
2023-09-11	Christoph Müllner	riscv: bitmanip: Remove duplicate zero_extendhi<GPR...	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Suppress bogus warning for VLS types	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Fix incorrect nregs calculation for VLS modes	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Add VLS mask modes mov patterns	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Remove incorrect earliest vsetvl post optimizat...	commit \| commitdiff \| tree
2023-09-11	Tsukasa OI	RISC-V: Add support for 'XVentanaCondOps' reusing ...	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Fix incorrect mode tieable which cause ICE...	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Fix VSETVL PASS AVL/VL fetch bug[111295]	commit \| commitdiff \| tree
2023-09-11	Juzhe-Zhong	RISC-V: Remove unreasonable TARGET_64BIT for VLS modes...	commit \| commitdiff \| tree
2023-09-11	Pan Li	RISC-V: Fix incorrect folder for VRGATHERI16 test case	commit \| commitdiff \| tree
2023-09-11	Christoph Müllner	riscv: xtheadbb: Fix xtheadbb-li-rotr test for rv32	commit \| commitdiff \| tree
2023-09-11	Lehua Ding	RISC-V: Keep vlmax vector operators in simple form...	commit \| commitdiff \| tree
2023-09-11	Lehua Ding	RISC-V: Part-3: Output .variant_cc directive for vector...	commit \| commitdiff \| tree
2023-09-11	Lehua Ding	RISC-V: Part-2: Save/Restore vector registers which...	commit \| commitdiff \| tree
2023-09-11	Lehua Ding	RISC-V: Part-1: Select suitable vector registers for...	commit \| commitdiff \| tree
2023-09-11	Lehua Ding	RISC-V: Add conditional sqrt autovec pattern	commit \| commitdiff \| tree
2023-09-11	Tsukasa OI	RISC-V: typo: add closing paren to a comment	commit \| commitdiff \| tree
2023-09-11	Tsukasa OI	RISC-V: Fix Zicond ICE on large constants	commit \| commitdiff \| tree
2023-09-11	Christoph Müllner	riscv: Synthesize all 11-bit-rotate constants with...	commit \| commitdiff \| tree
2023-09-05	Jeff Law	RISC-V: Expose bswapsi for TARGET_64BIT	commit \| commitdiff \| tree
2023-09-05	Edwin Lu	RISC-V: Add Types to Un-Typed Risc-v Instructions	commit \| commitdiff \| tree
2023-09-05	Edwin Lu	RISC-V: Add Types to Un-Typed Pic Instructions	commit \| commitdiff \| tree
2023-09-05	Christoph Müllner	riscv: xtheadbb: Enable constant synthesis with th...	commit \| commitdiff \| tree
2023-09-05	Vineet Gupta	RISC-V: zicond: Fix opt2 pattern	commit \| commitdiff \| tree
2023-09-05	Kito Cheng	RISC-V: Emit .note.GNU-stack for non-linux target as...	commit \| commitdiff \| tree
2023-09-05	Pan Li	RISC-V: Support FP SGNJ autovec for VLS mode	commit \| commitdiff \| tree
2023-09-05	Juzhe-Zhong	RISC-V: Export functions as global extern preparing...	commit \| commitdiff \| tree
next

GNU Compiler Collection

RSS Atom

This page took 0.084155 seconds and 5 git commands to generate.