]> gcc.gnu.org Git - gcc.git/history - gcc/config/riscv/riscv.cc
RISC-V: Reorganize the code of CONST_VECTOR handling in riscv.cc
[gcc.git] / gcc / config / riscv / riscv.cc
2023-05-22 Juzhe-ZhongRISC-V: Reorganize the code of CONST_VECTOR handling...
2023-05-20 Die LiFix riscv_expand_conditional_move.
2023-05-19 Vineet GuptaRISC-V: improve codegen for large constants with same...
2023-05-19 Robin DappRISC-V: Allow more loading of const vectors.
2023-05-18 Bernhard Reutner... gcc/config/*: use _P() defines from tree.h
2023-05-17 Jin MaRISC-V: Remove trailing spaces on lines.
2023-05-17 Juzhe-ZhongRISC-V: Add mode switching target hook to insert roundi...
2023-05-16 Juzhe-ZhongRISC-V: Add FRM and rounding mode operand into floating...
2023-05-15 Juzhe-ZhongRISC-V: Add rounding mode operand for fixed-point patterns
2023-05-15 Juzhe-ZhongRISC-V: Support TARGET_VECTORIZE_PREFERRED_VECTOR_ALIGN...
2023-05-11 Robin DappRISC-V: Allow vector constants in riscv_const_insns.
2023-05-11 Robin DappRISC-V: Clarify vlmax and length handling.
2023-05-11 Juzhe-ZhongRISC-V: Support const series vector for RVV auto-vector...
2023-05-10 Juzhe-ZhongRISC-V: Fix incorrect implementation of TARGET_VECTORIZ...
2023-05-08 Juzhe-ZhongRISC-V: Fix ugly && incorrect codes of RVV auto-vectori...
2023-05-06 Michael CollisonRISC-V:autovec: Add target vectorization hooks
2023-05-06 Juzhe-ZhongRISC-V: Enable basic RVV auto-vectorization support.
2023-05-03 Ju-Zhe ZhongRISC-V: Add tuple types support
2023-05-02 Patrick O'NeillRISC-V: Weaken LR/SC pairs
2023-05-02 Patrick O'NeillRISC-V: Eliminate AMO op fences
2023-05-02 Patrick O'NeillRISC-V: Add AMO release bits
2023-05-02 Patrick O'NeillRISC-V: Eliminate SYNC memory models
2023-04-29 Fei GaoRISC-V: decouple stack allocation for rv32e w/o save...
2023-04-28 Matevos MehrabyanRISC-V: Add divmod expansion support
2023-04-26 Patrick O'NeillRISC-V: Fix sync.md and riscv.cc whitespace errors
2023-04-26 Patrick O'NeillRISCV: Inline subword atomic ops
2023-04-26 Pan LiRISC-V: Legitimise the const0_rtx for RVV load/store...
2023-04-25 Vineet Guptariscv: relax splitter restrictions for creating pseudos
2023-04-19 Juzhe-ZhongRISC-V: Support 128 bit vector chunk
2023-04-18 Fei GaoRISC-V: make the stack manipulation codes more readable.
2023-04-17 Fei GaoRISC-V: optimize stack manipulation in save-restore
2023-04-17 Fei GaoRISC-V: add a new parameter in riscv_first_stack_step.
2023-04-16 Jeff Law[committed] [PR target/109508] Adjust conditional move...
2023-04-11 Yanzhang WangRISC-V: Fix regression of -fzero-call-used-regs=all...
2023-04-05 Li XuRISC-V: Fix typos
2023-03-23 Pan LiRISC-V: Bugfix for rvv bool mode size adjustment
2023-03-15 Christoph Müllnerriscv: thead: Add support for the XTheadMemPair ISA...
2023-03-15 Christoph Müllnerriscv: thead: Add support for the XTheadFmv ISA extension
2023-03-15 Christoph Müllnerriscv: thead: Add support for the XTheadCondMov ISA...
2023-03-15 Christoph Müllnerriscv: thead: Add support for the XTheadBb ISA extension
2023-03-15 Christoph Müllnerriscv: thead: Add support for the XTheadBs ISA extension
2023-03-10 Ju-Zhe ZhongRISC-V: Add fault first load C/C++ support
2023-03-07 Pan LiRISC-V: Bugfix for rvv bool mode precision adjustment
2023-03-05 Vineet GuptaRISC-V: costs: miscomputed shiftadd_cost triggering...
2023-02-15 Ju-Zhe ZhongRISC-V: Add integer compare C/C++ intrinsic support
2023-02-12 Jin MaRISC-V: Change the generation mode of ADJUST_SP_RTX...
2023-02-12 Ju-Zhe ZhongRISC-V: Add vnsrl/vnsra/vncvt/vmerge/vmv C/C++ support
2023-02-03 Monk ChiangRISC-V: Remove unnecessary register class.
2023-01-31 Ju-Zhe ZhongRISC-V: Add integer binary vv C/C++ API support
2023-01-16 Jakub JelinekUpdate copyright years.
2022-12-27 Christoph Müllnerriscv: Restructure callee-saved register save/restore...
2022-12-19 Ju-Zhe ZhongRISC-V: Change vlmul printing rule
2022-12-16 Palmer DabbeltRISC-V: Fix up some wording in the mcpu/mtune comment
2022-12-01 Ju-Zhe ZhongRISC-V: Add attributes for VSETVL PASS
2022-12-01 Ju-Zhe ZhongRISC-V: Add duplicate vector support.
2022-11-28 Sinanriscv: improve cost model for loading 64bit constant...
2022-11-28 Maciej W. RozyckiRISC-V: Avoid redundant sign-extension for SImode SGE...
2022-11-28 Fei GaoRISC-V: fix stack access before allocation.
2022-11-22 Jeff LawFix recent rvv/base/spill testcase failures
2022-11-18 Philipp TomsichRISC-V: Optimize slli(.uw)? + addw + zext.w into sh...
2022-11-17 mtsamisEnable shrink wrapping for the RISC-V target.
2022-11-17 Jia-Wei ChenRISC-V: Optimize RVV epilogue logic.
2022-11-14 Philipp TomsichRevert "RISC-V: Add basic support for the Ventana-VT1...
2022-11-14 Philipp TomsichRevert "RISC-V: Add instruction fusion (for ventana...
2022-11-14 Philipp TomsichRISC-V: Add instruction fusion (for ventana-vt1)
2022-11-14 Philipp TomsichRISC-V: Add basic support for the Ventana-VT1 core
2022-11-13 Philipp TomsichRISC-V: costs: support shift-and-add in strength-reduction
2022-11-11 Ju-Zhe ZhongRISC-V: Add RVV registers register spilling
2022-11-09 Philipp TomsichRISC-V: costs: handle BSWAP
2022-10-28 Joseph Myersc: tree: target: C2x (...) function prototypes and...
2022-10-27 JiaweiRISC-V: Limit regs use for z*inx extension.
2022-10-26 Ju-Zhe ZhongRISC-V: Fix epilogue generation for barrier.
2022-10-26 Ju-Zhe ZhongRISC-V: ADJUST_NUNITS according to -march.
2022-10-26 Ju-Zhe ZhongRISC-V: Support load/store in mov<mode> pattern for...
2022-10-24 Kito ChengRISC-V: Support --target-help for -mcpu/-mtune
2022-10-24 Ju-Zhe ZhongRISC-V: Support (set (mem) (const_poly_int))
2022-10-21 Ju-Zhe ZhongRISC-V: Add RVV vsetvl/vsetvlmax intrinsics and tests.
2022-10-05 Ju-Zhe ZhongRISC-V: Introduce RVV header to enable builtin types
2022-09-30 Palmer DabbeltRISC-V: Support -fexcess-precision=16
2022-09-30 JiaweiRISC-V: Add '-m[no]-csr-check' option in gcc.
2022-09-28 Ju-Zhe ZhongRISC-V: Add ABI-defined RVV types.
2022-09-23 zhongjuzheRISC-V: Support poly move manipulation and selftests.
2022-09-05 Kito ChengRISC-V: Fix division instructions for `m` with `zmmul...
2022-09-05 LiaoShihuaRISC-V: Support Zmmul extension
2022-09-01 zhongjuzheRISC-V: Add vector registers in TARGET_CONDITIONAL_REGI...
2022-09-01 zhongjuzheRISC-V: Add csrr vlenb instruction.
2022-09-01 zhongjuzheRISC-V: Fix riscv_vector_chunks configuration according...
2022-08-29 Kito ChengRISC-V: Suppress -Wclass-memaccess warning
2022-08-29 zhongjuzheRISC-V: Add RVV registers
2022-08-24 Andrew Pinski[RISCV] Fix PR 106586: riscv32 vs ZBS
2022-08-24 Andrew Pinski[RISCV] Add %~ to print w if TARGET_64BIT and use it
2022-08-24 Andrew Pinski[RISCV] Add the list of operand modifiers to riscv...
2022-08-18 zhongjuzheRISC-V: Add runtime invariant support
2022-08-16 Kito ChengRISC-V: Support zfh and zfhmin extension
2022-08-16 Kito ChengRISC-V: Support _Float16 type.
2022-07-27 Maciej W. RozyckiRISC-V: Add RTX costs for `if_then_else' expressions
2022-06-02 Philipp TomsichRISC-V: bitmanip: improve constant-loading for (1ULL...
2022-05-24 Vineet GuptaRISC-V: Inhibit FP <--> int register moves via tune...
2022-05-23 Vineet GuptaRISC-V: Enable TARGET_SUPPORTS_WIDE_INT
2022-03-15 Jakub Jelinekriscv: Allow -Wno-psabi to turn off ABI warnings [PR91229]
next
This page took 1.222754 seconds and 108 git commands to generate.