This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
LRA handling of subreg (on AARCH64 with ILP32)
- From: Andrew Pinski <pinskia at gmail dot com>
- To: GCC Mailing List <gcc at gcc dot gnu dot org>, Vladimir Makarov <vmakarov at redhat dot com>
- Date: Wed, 14 Jan 2015 20:11:18 -0800
- Subject: LRA handling of subreg (on AARCH64 with ILP32)
- Authentication-results: sourceware.org; auth=none
Hi,
I have some code where we generate some weird code that has stores
followed by a load from the same location.
For an example we get:
add x14, sp, 240
add x15, sp, 232
str x14, [sp, 136]
mov w2, w27
ldr w1, [sp, 136]
str x15, [sp, 136]
ldr w0, [sp, 136]
The RTL originally using an offset of the frame pointer and in DImode
and then we use it in SImode because pointers are 32bit in ILP32.
Can you explain how LRA decides to create this code and ways of improving it?
This is in perlbench in SPEC CPU 2006. I can provide the preprocessed
sources (since I am using LTO) if needed.
Thanks,
Andrew Pinski