This is the mail archive of the mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Live range shrinkage in pre-reload scheduling

On Wed, May 14, 2014 at 5:38 PM, Richard Sandiford
<> wrote:
> Vladimir Makarov <> writes:
>> On 2014-05-13, 6:27 AM, Kyrill Tkachov wrote:
>>> Hi all,
>>> In haifa-sched.c (in rank_for_schedule) I notice that live range
>>> shrinkage is not performed when SCHED_PRESSURE_MODEL is used and the
>>> comment mentions that it results in much worse code.
>>> Could anyone elaborate on this? Was it just empirically noticed on x86_64?
>> It was empirically noticed on SPEC2000.  The practice is a single
>> criteria for heuristic optimizations.  Sometimes a new heuristic
>> optimization might look promising but the reality might be quite different.

Vlad - Was that based on experiments on x86_64 ?

> Hey, I resent that.  You make it sound I came up with SCHED_PRESSURE_MODEL
> on a whim without any evidence to back it up.  I implemented it because
> it gave better EEMBC results on ARM, at least at the time that I wrote
> it, and it didn't effect SPEC2000 for ARM much one way or the other.
> It also produced better results for s390x on SPEC2006 at the time it
> was tested, which is why it was turned on by default there too.
> For anyone interested in the background and rationale, the original
> posting was here:

I no longer have those results, the reason we turned them on were
because IIRC there were significant improvements on A8 and A9 for this
new weighted algorithm and it seemed to work well.

> I'm not claiming it's a great heuristic or anything.  There's bound to
> be room for improvement.  But it was based on "reality" and real results.
> Of course, if it turns out not be a win for ARM or s390x any more then it
> should be disabled.

The current situation that Kyrill is investigating is a case where we
notice the first scheduler pass being a bit too aggressive with
creating ILP opportunities with the A15 scheduler that causes
performance differences with not turning on the first scheduler pass
vs using the defaults.

>> In this relation I am remembering a story told me by Bob Morgan about
>> bin packing RA invention.  It was just a quick and simple first RA
>> implementation for a new compiler.  After that DEC compiler team tried
>> many times to improve the RA implementing more complicated optimizations
>> but the first bin packing RA was always better.
> You make it sound like your original -fsched-pressure is unlikely
> to be beaten, in the way that you think bin packing wasn't beaten.
> But both versions of -fsched-pressure are off by default on most
> targets for a reason.  (AFAIK the only two targets that enable it by
> default are the two that use SCHED_PRESSURE_MODEL: arm and s390x.)
> I think this is still an area that could be improved.  I don't mind
> whether that's through improving one of the two existing heuristics
> or doing something different, but it seems pessimistic to say that
> scheduling based on register pressure is always going to be the optional
> feature that it is now.

> E.g. tracking pressure classes isn't always the right thing for
> targets like PowerPC where only part of the vector register set
> can be used for floating-point operations.

Is there another post that deals with this particular case ? I tried
digging through the archives but couldn't find anything easily enough.


> Thanks,
> Richard

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]