This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: TLS support on ARM
- From: Daniel Jacobowitz <drow at false dot org>
- To: Thomas Klein <th dot r dot klein at web dot de>
- Cc: gcc at gcc dot gnu dot org
- Date: Thu, 3 Dec 2009 09:05:09 -0500
- Subject: Re: TLS support on ARM
- References: <4B17CB14.3020909@web.de>
On Thu, Dec 03, 2009 at 02:28:36PM +0000, Thomas Klein wrote:
> Dose anyone know the reason why they are not clobbered?
So that they don't have to be saved. This function is supposed to be
very fast. If you want to use a slow implementation, write an
assembly wrapper which saves additional registers.
> The next point is that the __builtin_thread_pointer() call isn't
> ARM/Thumb interwork save.
> To use the "hard" Coprocessor fetch instruction the calling function
> must run in ARM mode.
True (or Thumb-2, I think).
> To use "soft" implementation caller and __aeabi_read_tp() must run in
> the same mode.
I don't believe that this is true. In what way is it not safe?
--
Daniel Jacobowitz
CodeSourcery