This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: DI mode and endianess

From: Richard Henderson <rth at redhat dot com>
To: Mohamed Shafi <shafitvm at gmail dot com>
Cc: GCC <gcc at gcc dot gnu dot org>
Date: Tue, 01 Sep 2009 09:40:43 -0700
Subject: Re: DI mode and endianess
References: <ba0bd44d0908190650v1e301bcasd7364875fec44d25@mail.gmail.com>

On 08/19/2009 06:50 AM, Mohamed Shafi wrote:

         mov  _h,d4
         mov  _h+4,d5
         mov  _j,d2
         mov  _j+4,d3
         add    d4,d2
         adc    d5,d3

irrespective of which endian it is.
What could i be missing here? Should i add anything specific for this
in the back-end?


Given that the compiler is generating adc, I have to
assume that you have an adddi3 pattern.  At which point
I have to assume that you're doing something wrong in
there that's producing the little-endian sequence even
for big-endian.

r~

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]