This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: ARM gcc generates incorrect code?

From: Daniel Jacobowitz <drow at false dot org>
To: Dave Korn <dave dot korn at artimi dot com>
Cc: 'Krzysztof Halasa' <khc at pm dot waw dot pl>, gcc at gcc dot gnu dot org
Date: Wed, 27 Feb 2008 08:22:07 -0500
Subject: Re: ARM gcc generates incorrect code?
References: <m3wsoqmxhk.fsf@maximus.localdomain> <00e601c8793d$f8514220$2e08a8c0@CAM.ARTIMI.COM>

On Wed, Feb 27, 2008 at 12:40:37PM -0000, Dave Korn wrote:
>                     ^^^^^ '&' means output operand (zero)
>                           is early-clobber, so cannot share
>                           a register with any input operand.

> > 			: "0" (__p)					\
>                     ^^^^^^ '0' means forcibly share an input 
>                            operand with operand zero.

That's standard.  It just means that if two input operands have the
same value, we can't reuse %0 for the other one.


-- 
Daniel Jacobowitz
CodeSourcery

References:
- ARM gcc generates incorrect code?
  - From: Krzysztof Halasa
- RE: ARM gcc generates incorrect code?
  - From: Dave Korn

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]