This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: How can I get VRP information for an RTX?
- From: "Andrew Pinski" <pinskia at gmail dot com>
- To: "David Daney" <ddaney at avtrex dot com>
- Cc: gcc at gcc dot gnu dot org
- Date: Sun, 1 Apr 2007 13:03:13 -0700
- Subject: Re: How can I get VRP information for an RTX?
- References: <460F5D4A.3060202@avtrex.com>
On 4/1/07, David Daney <ddaney@avtrex.com> wrote:
I am looking at how the MIPS backend handles division. For the compiler
configuration in question (mipsel-linux) division operations trap on
division by zero. This is handled in mips_output_division in mips.c
where we unconditionally emit a conditional trap.
Why does the back-end emit a trap for divide by zero if the hardware
does not handle it? Division by zero is undefined by the C/C++
standard so maybe you should just add an option to the MIPS back-end
not to emit the trap.
I Know on PPC, we don't emit a trap for division by zero and the
hardware does not trap either.
Thanks,
Andrew Pinski