This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
The constraints are not met because the constraint "d" is register class DX_REGS consisting of register 4 and 5, and (reg:HI 5 dh) spans register 5 and 6. Also, HARD_REGNO_NREGS (5, HImode) returns 0.
The lreg and greg dumps provide the clue that reload got the mode wrong:
(insn:HI 2485 2483 2486 39 libgcc2.c:1825 (set (subreg:HI (reg:QI 178) 0) (ashiftrt:HI (reg:HI 641) (const_int 15 [0xf]))) 31 {*ashrhi3_const15} (insn_list:REG_DEP_TRUE 2480 (nil)) (expr_list:REG_DEAD (reg:HI 641) (nil)))
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |