This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: MIPS RDHWR instruction reordering


Atsushi Nemoto <anemo@mba.ocn.ne.jp> writes:

> Index: gcc/config/mips/mips.md
> ===================================================================
> --- gcc/config/mips/mips.md	(revision 115370)
> +++ gcc/config/mips/mips.md	(working copy)
> @@ -5450,6 +5450,9 @@
>  ; MIPS 32r2 specification, but we use it on any architecture because
>  ; we expect it to be emulated.  Use .set to force the assembler to
>  ; accept it.
> +; Since rdhwr always generate a trap for now, it should not be be put

s/generate/&s/

> +; on delay slot.  It it was on delay slot, the emulation will be

"on a" (or "in a"?), s/It/If/

Andreas.

-- 
Andreas Schwab, SuSE Labs, schwab@suse.de
SuSE Linux Products GmbH, Maxfeldstraße 5, 90409 Nürnberg, Germany
PGP key fingerprint = 58CA 54C7 6D53 942B 1756  01D3 44D5 214B 8276 4ED5
"And now for something completely different."


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]