This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: GCC Port (gcc backend) for Microchip PICMicro microcontroller
- From: "Aaron W. LaFramboise" <aaronavay62 at aaronwl dot com>
- To: FranÃois Poulain <fpoulain at enib dot fr>
- Cc: "Colm O' Flaherty" <colm_o_flaherty at hotmail dot com>, Damien Thebault <damien dot thebault at laposte dot net>, gcc at gnu dot org, tbird-contact at cox dot net, gabriele at caracausi dot it, dj at redhat dot com, mrs at apple dot com, Kevin dot Tucker at Microchip dot com, Lmjennings at ra dot rockwell dot com, raimund at vmars dot tuwien dot ac dot at, mjv at x64 dot com, trebor at trebor dot org, vrokas at otenet dot gr, alex at monaghan dot co dot uk, dooms at student dot info dot ucl dot ac dot be, denisc at overta dot ru, aph at redhat dot com, matz at suse dot de, dave at cyclicode dot net, eric dot robert at videotron dot ca, Svein dot Seldal at solidas dot com
- Date: Fri, 07 Apr 2006 02:54:28 -0500
- Subject: Re: GCC Port (gcc backend) for Microchip PICMicro microcontroller
- References: <BAY112-F23513D641D0C9FC86FB577B4E90@phx.gbl> <1141657963.6641.25.camel@polux>
I have also recently become interested in a GCC port for the 18F.
Can someone summarize who--if anyone--is working on this, how much
progress he has made so far (Is his work based on mainline?), and any
expected future milestones?
(And who are all of the people in the CC list? Is there some other list
discussing this?)
I think that the major work that will need to be done for this port is
figuring out how to get segmentation to work. Some other potential
ports need this too, so if there's any way to do this in a way that all
ports can benefit, that would be great. I think this is definitely
possible, but it seems like it may take some effort--particularly to get
the changes into a form acceptable for inclusion into FSF GCC.
The way I would do this (and will, perhaps, if noone else intends to
work on this any time soon) is to consider the access bank (low 128 GPRs
and some of the high 128 SPRs) as the GCC registers. (I am not sure if
~140 registers is too many for GCC to handle effectively; Are there
ports that use this many?) This will yield a port that can deal with at
least 512 bytes of memory, I think. Implementing segmentation will give
it access to the rest of the banks.