This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Generic vector extensions (execute/simd-2.c)?
- From: Bernd Schmidt <bernds_cb1 at t-online dot de>
- To: GCC List <gcc at gcc dot gnu dot org>
- Date: Fri, 27 Jan 2006 12:14:40 +0100
- Subject: Generic vector extensions (execute/simd-2.c)?
Ok... can someone explain to me how the generic vector extension is
supposed to work? I've added a few V2HImode operations to the Blackfin
backend (in a 3.4-based compiler), and now I'm getting aborts all over
the place because the compiler is trying to make V8HImode registers for
operations on
typedef short __attribute__((vector_size (16))) vecint;
Is this something that just isn't supposed to work in 3.4? Current
mainline behaves differently and gives me TImode registers (which I'd
rather prefer not to have to deal with either, though, but the compiler
appears able to cope with them so far).
Bernd