This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
| Other format: | [Raw text] | |
Uros Bizjak <ubizjak@gmail.com> writes:Uh, I was trying to say that cse_condition_code_reg pass is not similar to any other CSE pass. Following this, existing post-reload CSE passes can not be simply enhanced to handle interdependent AX reg and condition code reg eliminations.
There is no post-reload cse_condition_code_reg () pass, so perhaps we
have to add one. A cse_condition_code_reg () walks all instructions by
itself, so I'm not sure if some existing post-reload CSE pass could be
enhanced.
The cse_condition_code_reg pass doesn't walk all the instructions. It walks the basic blocks, and looks at the last instruction in each basic block. When it finds an optimization opportunity, it looks at more instructions, but usually only a few more.
Thanks, Uros.
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |