This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: Problem with Delayed Branch Scheduling

From: Balaji S <sivanbalaji at acmet dot com>
To: Steven Bosscher <stevenb at suse dot de>, gcc at gcc dot gnu dot org
Date: Mon, 04 Jul 2005 16:11:01 +0530
Subject: Re: Problem with Delayed Branch Scheduling
References: <42C8D032.8070902@acmet.com> <200507041201.41751.stevenb@suse.de>

_On 04-Jul-2005 15:31, Steven Bosscher san wrote_:


Add an attribute to those instructions that cannot be in delay slots,
and change this define_delay to disallow instructions with that attr?

Any instruction other than jump can be placed in the delay slot. I hope "!jump" can fulfill this requirement.

I don't have any idea to identify a part of a VLIW instruction and disallow it delay slot. I only know that TImode of insn signifies a new cycle start. please hlep me by giving some pointers.

Follow-Ups:
- Re: Problem with Delayed Branch Scheduling
  - From: Steven Bosscher

References:
- Problem with Delayed Branch Scheduling
  - From: Balaji S
- Re: Problem with Delayed Branch Scheduling
  - From: Steven Bosscher

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]