This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: Scheduler questions (related to PR17808)
- From: Mostafa Hagog <MUSTAFA at il dot ibm dot com>
- To: Steven Bosscher <stevenb at suse dot de>
- Cc: gcc at gcc dot gnu dot org, rearnsha at gcc dot gnu dot org, Vladimir Makarov <vmakarov at redhat dot com>
- Date: Thu, 30 Jun 2005 17:19:47 +0300
- Subject: Re: Scheduler questions (related to PR17808)
Hi,
Steven Bosscher <stevenb@suse.de> wrote on 30/06/2005 01:46:22:
>
> Hi,
>
[snip]
> Then the ia64 machine-reorg scheduler gets to work, and it produces:
>
> (insn:TI 8 70 12 0 (set (reg:BI 262 p6 [353])
> (ne:BI (reg/v:SI 15 r15 [orig:348 b1 ] [348])
> (const_int 0 [0x0]))) 226 {*cmpsi_normal}
(insn_list:REG_DEP_TRUE 7 (nil))
> (nil))
>
> (jump_insn 12 8 77 0 (set (pc)
> (if_then_else (eq (reg:BI 262 p6 [353])
> (const_int 0 [0x0]))
> (label_ref:DI 39)
^^^^^
It would help to know what is the target of this jump;
If it is bb1 then the move of the insn 14 above 9 and 10
is legal because the predicate doesn't hold for them.
I am not sure if the scheduler is that smart to make such
decisions but it would help to get all of the RTL to get
the full picture.
Mostafa.