This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: More on memory barriers


On Tue, Sep 14, 2004 at 05:25:03PM -0400, Jason Merrill wrote:
> Or is it the case on all of these targets that using a more heavyweight
> barrier (i.e. sync on PPC) invalidates speculative loads on other
> processors?

I believe that's true of all of them, yes.  I know for absolute
certain it's true for the Intel architectures.


r~


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]