This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
| Other format: | [Raw text] | |
Toon Moene <toon@moene.indiv.nluug.nl> writes: > Just read the following on the Beowulf mailing list - perhaps it is > known here already and I just didn't parse the gcc-patches mails that > talked about EM64T correctly. So just in case: AMD64 implements the AMD NOW! instructions including a prefetch instruction that was previously used by GCC. This has been removed already some time ago from AMD64 code so that the code runs on both cpus. Other than that, I'm not aware of any issue, Andreas > > <QUOTE> > As far as compilers, the AMD64 version of gcc only needs one tweak to > avoid the instruction that Intel screwed up. Intel's compiler is in a > non-public beta at the moment. And as for our compiler, we hope to > support EM64T at production quality in another 4 weeks. > </QOUTE> > > "our compiler" is Pathscale's. > > Hope this helps, -- Andreas Jaeger, aj@suse.de, http://www.suse.de/~aj SUSE Linux AG, Maxfeldstr. 5, 90409 Nürnberg, Germany GPG fingerprint = 93A3 365E CE47 B889 DF7F FED1 389A 563C C272 A126
Attachment:
pgp00000.pgp
Description: PGP signature
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |