This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: trouble with porting architecture

From: "Eric Botcazou" <ebotcazou at libertysurf dot fr>
To: "Geert Bosch" <bosch at gnat dot com>
Cc: <gcc at gcc dot gnu dot org>,"James Dessart" <james at skwirl dot ca>
Date: Tue, 30 Dec 2003 20:15:32 +0100
Subject: Re: trouble with porting architecture
References: <C9C03961-3ADC-11D8-82CB-003065E07450@skwirl.ca> <005801c3cefb$39f0c760$6f9253d4@fr> <A83A251F-3AEE-11D8-A9E6-000A959A128E@gnat.com>

> One common work around on that processor is to consider a few locations
> in page zero (first 256 bytes of memory) as fake 16-bit registers (one or
> two), since these locations are relatively cheap to load/store.

Thanks for the tip.  However, this won't work for any architectures based on
the MC6809: for example, on the Thomson architecture (old French computer
series), page 0 is mapped to the ROM cartridge :-)

--
Eric Botcazou

Follow-Ups:
- Re: trouble with porting architecture
  - From: tm_gccmail

References:
- trouble with porting architecture
  - From: James Dessart
- Re: trouble with porting architecture
  - From: Eric Botcazou
- Re: trouble with porting architecture
  - From: Geert Bosch

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]