This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: 3.3 PRs


On Mon, 2003-03-31 at 13:22, Jan Hubicka wrote:
> On Mon, Mar 31, 2003 at 10:35:57AM -0800, Mark Mitchell wrote:
> > 
> > Jan --
> > 
> > There are a bunch of 3.3 PRs with your name on them.  Let's get these
> > resolved ASAP.
> > 
> > target/9929 ice-on-legal-code:
> > 
> >   Janis tracked this problem to one of your changes.
> > 
> >   You proposed a patch for this, and the discussion ends here:
> > 
> >     http://gcc.gnu.org/ml/gcc-patches/2003-03/msg02281.html
> > 
> >   RTH suggested an alternative way of fixing the problem; please
> >   prepare a patch and submit it.
> 
> Unforutnately I am not sure about the fix.
>  - disabling all subregs as Richard suggested in first mail
>    will break 64bit support
>  - I am not at all sure how to implement enabling it only for 32bit
>    leas as suggested in the other reply as these must use 'p' constraint that
>    is special cased by reload and regstack
>  - I am not quite sure why reload need to load whole register,
>    I hoped Bernd will comment on the reload behaviour in meantime.

Hmm.

> This one is fixed by Zdenek's patch you asked for pointer to last time.

I know this is dumb, but I don't see to have that mail.  If I didn't
already review the patch, would you mind sending me the link again? 
(This time I'll put in the PR and/or review the change.)

> Yes, it looks the same, I will check and close both once I build the HP-PA corss.

Good, thanks.
 
> > inline-asm/8808 ice-on-illegal-code:
> > 
> >   This is a case where the user puts something into a register that is
> >   probably not of the right type.
> > 
> >   Can you confirm that?  Should we allow users to use register ("mm0")
> >   if the data type does not have the same mode as the register in
> >   question?
> There is definitly patch in the queue for this problem.
> I see it is in my outging mail but not in gcc-patches archives so probably something went wrong.  i am attaching it.
> 
> Hi,
> another update of forgotten patch
> Fri Mar 21 22:04:25 CET 2003  Jan Hubicka  <jh at suse dot cz>
> 
> 	PR inline-asm/8088
> 
> 	* i386.c (ix86_hard_regno_mode_ok):  Return 0 for MMX/SSE registers
> 	when MMX/SSE is not available.

This is OK.  Thanks.

-- 
Mark Mitchell
CodeSourcery, LLC
mark at codesourcery dot com


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]