This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: Dropping of old loop optimizer

From: Daniel Berlin <dberlin at dberlin dot org>
To: Pop Sébastian <pop at gauvain dot u-strasbg dot fr>
Cc: Zdenek Dvorak <rakdver at atrey dot karlin dot mff dot cuni dot cz>,tm_gccmail at mail dot kloo dot net,gcc at gcc dot gnu dot org,m dot hayes at elec dot canterbury dot ac dot nz,rth at redhat dot com,law at redhat dot com,dan at dberlin dot org,jh at suse dot cz
Date: Thu, 27 Feb 2003 10:43:28 -0500
Subject: Re: Dropping of old loop optimizer

On Thursday, February 27, 2003, at 10:18 AM, Pop Sébastian wrote:

Hi,

On Thu, Feb 27, 2003 at 02:04:14AM +0100, Zdenek Dvorak wrote:

The "old" loop optimizer does BIV-to-GIV flattening which is important on processors without double-register addressing modes such as the SH, MIPS16, Thumb, and a few others.

Does the new loop optimizer support this feature?
no; as I said, anything related to iv's is problem.
Right now I'm working on a pass that enrich the SSA representation
by the IV functions information.  IVs are represented by chains of
recurences as described in:

I had started to work on this method, but decided it was too complex, and moved to monotonic evolution.

Are you sure CR's are going to be fast enough?

--Dan

Follow-Ups:
- Re: Dropping of old loop optimizer
  - From: Pop Sébastian
- Re: Dropping of old loop optimizer
  - From: Pop Sébastian

References:
- Re: Dropping of old loop optimizer
  - From: Pop Sébastian

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]