This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

load multiple

From: Andrew Haley <aph at redhat dot com>
To: N V Krishna <nvk at cs dot purdue dot edu>
Cc: gcc at gnu dot org
Date: Mon, 14 Oct 2002 11:51:55 +0100 (BST)
Subject: load multiple
References: <Pine.LNX.4.44.0210131944150.16972-100000@puma.cs.purdue.edu>

N V Krishna writes:
 > Hi,
 > 	I am working on a ARM port of gcc. I want to insert 'load
 > multiple' instructions in the code. If the registers are sequential then I
 > can see the function arm_gen_load_multiple. But I am unable to insert
 > instructions , where the destination registers list is not sequential.
 > 
 > ldmea r1,{r2,r5}
 > 
 > Can anyone suggest the debug_rtl output for the above type of instruction?

Can't you use just run ARM gcc and dump the RTL to see what it looks
like?

Andrew.

Follow-Ups:
- Re: load multiple
  - From: N V Krishna

References:
- load multiple
  - From: N V Krishna

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]