This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: sse? sse2? mmx?


> What are suggested settings to optimize double float performance on
> athlon-xp?

Athlon-xp support SSE1 instruction set only and it has no support for doubles,
only for floats, so there is no way to use the extensions.
Next generation of AMD chips will, as you can see in the description of x86-64
architecture adn AMD's pages.
For Pentium4 it is -march=pentium4 -mfpmath=see
For Athlon-xp/floats it is -march=athlon-xp -mfpmath=sse

Honza


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]