About VLIW processor target

["=?gb2312?B?vaogzrC7qg==?=" <whjiang_cn at hotmail dot com>]

   We plan to make a target for philips trimedia to gcc. But trimedia is a 
typical VLIW processor, we don't want to do the instruction schedule 
ourselves. Philips has provided a instruction scheduler. But its input is 
more like the GCC RTL than assemble output. We don't know how to start the 
work about register allocation (scheduler's input use very little registers 
and all the operand is used as a reference to one instruction which 
generates the result). 

   Can any one give some advice? Which is the VLIW target in all the 
current GCC targets? Have any one ever faced such situation and how did you 
solve it?

_________________________________________________________________
Ãâ·ÑÏÂÔØ MSN Explorer£ºhttp://explorer.msn.com/lccn/intl.asp