This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: ldreqd instruction in xscale
ldr<cond>d and str<cond>d are specific to Intel's ARM processor (think that documentation is available at Intel.com on this
(and probably also at the ARM web site...).
ldrd/strd use an even/odd register pair and an 8-byte aligned memory address to transfer 8 bytes of data.
It's faster than ldm/stm....
At 3:12 PM -0700 1/24/02, Arvind Krishnaswamy wrote:
>Hi,
>I used the -march=armv4t with both the arm-elf-gcc compiler and xscale-elf-gcc
>compiler. But xscale-elf-gcc generates different code. The ldreqd instruction
>is used code generated by xscale-elf-gcc bt is absent in code generated by
>arm-elf-gcc. Doesn't -march=armv4t specify the instruction to be used? I also
>checked the arm architecture reference manual for this instruction but the
>opcode for this instruction does not match any ldr instructions there.
>What am I missing?
>
>-Arvind
--
------------------------------------------------------------------------
Quality Software Management
http://home.earthlink.net/~qsmgmt
apl@alum.mit.edu
(978)287-0435 Voice
(978)808-6836 Cell
(978)287-0436 Fax
Software Process Improvement and Management Consulting
Language Design and Compiler Implementation