This is the mail archive of the gcc-prs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: target/7815: ARM Bug


Synopsis: ARM Bug

Responsible-Changed-From-To: unassigned->rearnsha
Responsible-Changed-By: rearnsha
Responsible-Changed-When: Tue Sep  3 01:34:03 2002
Responsible-Changed-Why:
    .
State-Changed-From-To: open->closed
State-Changed-By: rearnsha
State-Changed-When: Tue Sep  3 01:34:03 2002
State-Changed-Why:
    Not a bug.
    
    Gcc knows that your PointType must, by the ARM APCS structure
    alignment rules, always start on a 32-bit boundary.  Therefore,
    it can eliminate one of the shift instructions by using a 
    load-with-rotation instruction.  Note that in this case
    the interesting data is in the top 16 bits of r0.  The
    instruction that follows shifts the interesting bits down
    into the bottom 16 bits, with sign extension.

http://gcc.gnu.org/cgi-bin/gnatsweb.pl?cmd=view%20audit-trail&database=gcc&pr=7815


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]