This is the mail archive of the gcc-prs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: target/5728: GCC generated non-optimal code for Hitachi SH-4


Synopsis: GCC generated non-optimal code for Hitachi SH-4

Responsible-Changed-From-To: unassigned->rth
Responsible-Changed-By: rth
Responsible-Changed-When: Fri Mar 29 18:41:27 2002
Responsible-Changed-Why:
    .
State-Changed-From-To: open->closed
State-Changed-By: rth
State-Changed-When: Fri Mar 29 18:41:27 2002
State-Changed-Why:
    Fixed for gcc 3.1.  Current output is
    
            dmulu.l r5,r4
            nop
            sts     mach,r0
            rts     
            add     #1,r0
    
    I don't know what the nop is for (one of the sh maintainers
    would have to answer that), but the register movement issue
    has been delt with.

http://gcc.gnu.org/cgi-bin/gnatsweb.pl?cmd=view%20audit-trail&database=gcc&pr=5728


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]